

## 4.5V to 17V Input, 3A Synchronous Step Down SWIFT™ Converter

Check for Samples: [TPS54320](#)

### FEATURES

- Integrated 57mΩ / 50mΩ MOSFETs
- Split Power Rail: 1.6V to 17V on PVIN
- 200kHz to 1.2MHz Switching Frequency
- Synchronizes to External Clock
- 0.8V Voltage Reference With  $\pm 1\%$  Accuracy
- Low 2μA Shutdown Quiescent Current
- Hiccup Overcurrent Protection
- Monotonic Start-Up into Prebiased Outputs
- $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  Operating Junction Temperature Range
- Pin-to-Pin Compatible with the TPS54620
- Adjustable Slow Start/Power Sequencing

- Power Good Output for Undervoltage and Overvoltage Monitoring
- Adjustable Input Undervoltage Lockout
- Supported by SwitcherPro™ Software Tool
- For SWIFT™ Documentation and SwitcherPro™, visit <http://www.ti.com/swift>

### APPLICATIONS



- Broadband, Networking & Communication Infrastructure
- Automated Test and Medical Equipment
- DSP and FPGA Point-of-Load Applications from 12-V Bus

### DESCRIPTION

The TPS54320 is a full featured 17V, 3A synchronous step down converter which is optimized for small designs through high efficiency and integrated high-side and low-side MOSFETs. Further space savings are achieved through current mode control, which reduces component count, and by selecting a high switching frequency, reducing the inductor's footprint.

The output voltage startup ramp is controlled by the SS/TR pin which allows operation as either a stand alone power supply or in tracking situations. Power sequencing is also possible by correctly configuring the enable and the open drain power good pins.

Cycle by cycle current limiting on the high-side FET protects the device in overload situations and is enhanced by a low-side sourcing current limit which prevents current runaway. Hiccup protection will be triggered if the overcurrent condition has persisted for longer than the preset time. Thermal shutdown disables the part when die temperature exceeds thermal shutdown temperature. The TPS54320 is available in a 14 pin, 3.5mm x 3.5mm QFN, thermally enhanced package.

**SIMPLIFIED SCHEMATIC**


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SwitcherPro, SWIFT are trademarks of Texas Instruments.

# TPS54320

SLVS982A – AUGUST 2010 – REVISED SEPTEMBER 2010

[www.ti.com](http://www.ti.com)



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION<sup>(1)</sup>

T <sub>J</sub>	PACKAGE	PART NUMBER <sup>(2)</sup>
–40°C to 150°C	14 Pin QFN	TPS54320RHL

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).
- (2) The RHL package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54320RHRL). See applications section of data sheet for layout information.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating temperature range (unless otherwise noted)		VALUE	UNIT
Input Voltage	VIN	–0.3 to 20	V
	PVIN	–0.3 to 20	V
	EN	–0.3 to 6	V
	BOOT	–0.3 to 27	V
	VSENSE	–0.3 to 3	V
	COMP	–0.3 to 3	V
	PWRGD	–0.3 to 6	V
	SS/TR	–0.3 to 3	V
	RT/CLK	–0.3 to 6	V
Output Voltage	BOOT-PH	0 to 7	V
	PH	–1 to 20	V
	PH 10ns Transient	–3 to 20	V
Vdiff	GND to exposed thermal pad	–0.2 to 0.2	V
Source Current	RT/CLK	±100	µA
	PH	Current Limit	A
Sink Current	PH	Current Limit	A
	PVIN	Current Limit	A
	COMP	±200	µA
	PWRGD	–0.1 to 5	mA
Electrostatic Discharge (HBM) QSS 009-105 (JESD22-A114A)		2	kV
Electrostatic Discharge (CDM) QSS 009-147 (JESD22-C101B.01)		500	V
Operating Junction Temperature		–40 to 150	°C
Storage Temperature		–65 to 150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)(2)</sup>		TPS54320		UNITS
		QFN		
		14 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	47.2		°C/W
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(3)</sup>	32		
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance	64.8		
$\theta_{JB}$	Junction-to-board thermal resistance	14.4		
$\psi_{JT}$	Junction-to-top characterization parameter	0.5		
$\psi_{JB}$	Junction-to-board characterization parameter	14.7		
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance	3.2		

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](#).
- (2) Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 150°C for best performance and long-term reliability. See power dissipation estimate in application section of this data sheet for more information.
- (3) Test board conditions:
- 2.5 inches x 2.5 inches, 4 layers, thickness: 0.062 inch
  - 2 oz. copper traces located on the top of the PCB
  - 2 oz. copper ground planes on the 2 internal layers and bottom layer
  - 4 0.010 inch thermal vias located under the device package

**ELECTRICAL CHARACTERISTICS**
 $T_J = -40^\circ\text{C}$  to  $150^\circ\text{C}$ ,  $V_{IN} = 4.5\text{V}$  to  $17\text{V}$ ,  $PV_{IN} = 1.6\text{V}$  to  $17\text{V}$  (unless otherwise noted)

DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE (VIN AND PVIN PINS)</b>					
PVIN operating input voltage		1.6		17	V
VIN operating input voltage		4.5		17	V
VIN internal UVLO threshold	VIN rising		4.0	4.5	V
VIN internal UVLO hysteresis			150		mV
VIN shutdown supply Current	EN = 0 V		2	5	μA
VIN operating – non switching supply current	VSENSE = 810 mV		600	800	μA
<b>ENABLE AND UVLO (EN PIN)</b>					
Enable threshold	Rising		1.21	1.26	V
Enable threshold	Falling	1.10	1.17		V
Input current	EN = 1.1 V		1.15		μA
Hysteresis current	EN = 1.3 V		3.4		μA
<b>VOLTAGE REFERENCE</b>					
Voltage reference	$0\text{ A} \leq I_{OUT} \leq 3\text{ A}$	0.792	0.800	0.808	V
<b>MOSFET</b>					
High-side switch resistance <sup>(1)</sup>	BOOT-PH = 3 V		77	116	mΩ
High-side switch resistance <sup>(1)</sup>	BOOT-PH = 6 V		57	103	mΩ
Low-side Switch Resistance <sup>(1)</sup>	VIN = 12 V		50	87	mΩ

- (1) Measured at pins

# TPS54320

SLVS982A – AUGUST 2010 – REVISED SEPTEMBER 2010

[www.ti.com](http://www.ti.com)


## ELECTRICAL CHARACTERISTICS (continued)

 $T_J = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{IN} = 4.5\text{V}$  to  $17\text{V}$ ,  $P_{VIN} = 1.6\text{V}$  to  $17\text{V}$  (unless otherwise noted)

DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
<b>ERROR AMPLIFIER</b>					
Error amplifier Transconductance (gm)	$-2\ \mu\text{A} < I_{(\text{COMP})} < 2\ \mu\text{A}$ , $V_{(\text{COMP})} = 1\ \text{V}$		1300		$\mu\text{Mhos}$
Error amplifier dc gain	$V_{\text{SENSE}} = 0.8\ \text{V}$	1000	3100		V/V
Error amplifier source/sink	$V_{(\text{COMP})} = 1\ \text{V}$ , 100 mV input overdrive		$\pm 110$		$\mu\text{A}$
Start switching threshold			0.25		V
COMP to Iswitch gm			12		A/V
<b>CURRENT LIMIT</b>					
High-side switch current limit threshold		4.2	6.2		A
Low-side switch sourcing current limit		3.8	5.8		A
Low-side switch sinking current limit		1	2.6		A
Hiccup wait time before triggering hiccup			512		cycles
Hiccup time before restart			16384		cycles
<b>THERMAL SHUTDOWN</b>					
Thermal shutdown		160	175		$^{\circ}\text{C}$
Thermal shutdown hysteresis			10		$^{\circ}\text{C}$
<b>TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)</b>					
Minimum switching frequency	$R_{\text{t}} = 240\ \text{k}\Omega$ (1%)	160	200	240	kHz
Switching frequency	$R_{\text{t}} = 100\ \text{k}\Omega$ (1%)	400	480	560	kHz
Maximum switching frequency	$R_{\text{t}} = 40.2\ \text{k}\Omega$ (1%)	1080	1200	1320	kHz
Minimum pulse width			20		ns
RT/CLK high threshold				2	V
RT/CLK low threshold		0.8			V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		62		ns
Switching frequency range (RT mode set point and PLL mode)		200		1200	kHz
<b>PH (PH PIN)</b>					
Minimum on time	Measured at 90% to 90% of PH, $T_A = 25^{\circ}\text{C}$ , $I_{\text{PH}} = 2\ \text{A}$		97	135	ns
Minimum off time	$\text{BOOT-PH} \geq 3\ \text{V}$		0		ns
<b>BOOT (BOOT PIN)</b>					
BOOT-PH UVLO			2.1	3	V
<b>SLOW START AND TRACKING (SS/TR PIN)</b>					
SS charge current			2.3		$\mu\text{A}$
SS/TR to VSENSE matching	$V_{(\text{SS/TR})} = 0.4\ \text{V}$		29	60	mV
<b>POWER GOOD (PWRGD PIN)</b>					
VSENSE threshold	VSENSE falling (Fault)		91		% Vref
	VSENSE rising (Good)		94		% Vref
	VSENSE rising (Fault)		109		% Vref
	VSENSE falling (Good)		106		% Vref
Output high leakage	$V_{\text{SENSE}} = V_{\text{ref}}$ , $V_{(\text{PWRGD})} = 5.5\ \text{V}$		30	100	nA
Output low	$I_{(\text{PWRGD})} = 2\ \text{mA}$			0.3	V
Minimum VIN for valid output	$V_{(\text{PWRGD})} < 0.5\ \text{V}$ at $100\ \mu\text{A}$		0.6	1	V
Minimum SS/TR voltage for PWRGD valid			1.2	1.4	V

**DEVICE INFORMATION**


**PIN ASSIGNMENTS**



**PIN FUNCTIONS**

PIN		DESCRIPTION
NAME	No.	
RT/CLK	1	Automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device; In CLK mode, the device synchronizes to an external clock.
GND	2, 3	Return for control circuitry and low-side power MOSFET.
PVIN	4, 5	Power input. Supplies the power switches of the power converter.
VIN	6	Supplies the control circuitry of the power converter.
VSENSE	7	Inverting input of the gm error amplifier.
COMP	8	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation to this pin.
SS/TR	9	Slow-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.
EN	10	Enable pin. Float to enable. Adjust the input undervoltage lockout with two resistors.
PH	11, 12	The switch node.
BOOT	13	A bootstrap cap is required between BOOT and PH. The voltage on this cap carries the gate drive voltage for the high-side MOSFET.
PWRGD	14	Open drain Power Good fault pin. Asserts low due to thermal shutdown, under-voltage, over-voltage, EN shutdown, or during slow start.
Exposed Thermal PAD	15	Thermal pad of the package and signal ground. It must be soldered down for proper operation.

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

TYPICAL CHARACTERISTICS (continued)

EN PIN PULL-UP CURRENT vs TEMPERATURE




Figure 7.

EN PIN UVLO THRESHOLD vs TEMPERATURE




Figure 8.

NON-SWITCHING OPERATING QUIESCENT CURRENT vs INPUT VOLTAGE




Figure 9.

SLOW START CHARGE CURRENT vs TEMPERATURE




Figure 10.

(SS/TR - VSENSE) OFFSET vs TEMPERATURE




Figure 11.

PWRGD THRESHOLD vs TEMPERATURE




Figure 12.

TYPICAL CHARACTERISTICS (continued)

HIGH-SIDE CURRENT LIMIT THRESHOLD vs INPUT VOLTAGE




Figure 13.

MINIMUM CONTROLLABLE ON TIME vs TEMPERATURE




Figure 14.

MINIMUM CONTROLLABLE DUTY RATIO vs JUNCTION TEMPERATURE




Figure 15.

BOOT-PH UVLO THRESHOLD vs TEMPERATURE




Figure 16.

OVERVIEW

The device is a 17-V, 3-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which also simplifies external frequency compensation. The wide switching frequency of 200 kHz to 1200 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device also has an internal phase lock loop (PLL) controlled by the RT/CLK pin that can be used to synchronize the switching cycle to the falling edge of an external system clock.

The device has been designed for safe monotonic startup into pre-biased loads. The default start up is when VIN is typically 4.0V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the EN pin can be left floating for the device to automatically start with the internal pull-up current. The total operating current for the device is approximately 600μA when not switching and under no load. When the device is disabled, the supply current is typically less than 2μA.

The integrated MOSFETs allow for high efficiency power supply designs with continuous output currents up to 3 amperes. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.

The device reduces the external component count by integrating the boot recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by a BOOT to PH UVLO (BOOT-PH UVLO) circuit allowing PH pin to be pulled low to recharge the boot capacitor. The device can operate at 100% duty cycle, as long as the boot capacitor voltage is higher than the preset BOOT-PH UVLO threshold, which is typically 2.1V. The output voltage can be stepped down to as low as the 0.8V voltage reference (Vref).

The device has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open drain MOSFET which is pulled low when the VSENSE pin voltage is less than 91% or greater than 109% of the reference voltage Vref and floats high when the VSENSE pin voltage is 94% to 106% of the Vref.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider should be attached to the pin for slow start or critical power supply sequencing requirements.

The device is protected from output overvoltage, overload and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 106% of the Vref. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections which help control the inductor current and avoid current runaway. If the overcurrent condition has lasted for more than the hiccup wait time, the device will shut down and restart after the hiccup time. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the slow start circuit automatically when the junction temperature drops 10°C typically below the thermal shutdown trip point.

## DETAILED DESCRIPTION

### Fixed Frequency PWM Control

The device uses adjustable, fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference which is compared to the high-side power switch current. When the power switch current reaches the current reference generated by the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on.

### Continuous Current Mode Operation (CCM)

As a synchronous buck converter, the device normally works in CCM (Continuous Conduction Mode) under all load conditions.

### VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system.

If tied together, the input voltage for VIN and PVIN can range from 4.5V to 17V. If using the VIN separately from PVIN, the VIN pin must be between 4.5V and 17V, and the PVIN pin can range from as low as 1.6V to 17V. A voltage divider connected to the EN pin can adjust either input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power up behavior.

### Voltage Reference

The voltage reference system produces a precise voltage reference by scaling the output of a temperature stable bandgap circuit.

## Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output (VOUT) to the VSENSE pin. It is recommended to use 1% tolerance or better divider resistors. Referring to the application schematic of [Figure 34](#), start with a 10 kΩ resistor for R9 and use [Equation 1](#) to calculate R8. To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R8 = \frac{V_{out} - V_{ref}}{V_{ref}} R9 \quad (1)$$

Where  $V_{ref} = 0.8V$

The minimum output voltage and maximum output voltage can be limited by the minimum on time of the high-side MOSFET and bootstrap voltage (BOOT-PH voltage) respectively. More discussions are located in [Minimum Output Voltage](#) and [Bootstrap Voltage \(BOOT\) and Low Dropout Operation](#).

## Safe Start-up into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a prebiased output. During monotonic pre-biased startup, the low-side MOSFET is not allowed to turn on until the SS/TR pin voltage is higher than the VSENSE pin voltage.

## Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.8V voltage reference. The transconductance of the error amplifier is 1300  $\mu A/V$  during normal operation. The frequency compensation network is connected between the COMP pin and ground.

## Slope Compensation

The device adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.

## Enable and Adjusting Under-Voltage Lockout




The EN pin provides an electrical on/off control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters a low Iq state.

The EN pin has an internal pull-up current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use an open drain or open collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150mV.

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN pin, in split rail applications, then the EN pin can be configured as shown in [Figure 17](#), [Figure 18](#) or [Figure 19](#). When using the external UVLO function, it is recommended to set the hysteresis to be greater than 500mV.

The EN pin has a small pull-up current  $I_p$  which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function since it increases by  $I_h$  once the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using [Equation 2](#) and [Equation 3](#).


**Figure 17. Adjustable VIN Under Voltage Lock Out**

**Figure 18. Adjustable PVIN Under Voltage Lock Out, VIN ≥ 4.5V**

**Figure 19. Adjustable VIN and PVIN Under Voltage Lock Out**

$$R1 = \frac{V_{START} \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_p + I_h)} \quad (3)$$

Where  $I_h = 3.4 \mu\text{A}$ ,  $I_p = 1.15 \mu\text{A}$ ,  $V_{ENRISING} = 1.21 \text{ V}$ ,  $V_{ENFALLING} = 1.17 \text{ V}$

## Adjustable Switching Frequency and Synchronization (RT/CLK)

The RT/CLK pin can be used to set the switching frequency of the device in two modes.

In RT mode, a resistor (RT resistor) is connected between the RT/CLK pin and GND. The switching frequency of the device is adjustable from 200 kHz to 1200 kHz by using a maximum of 240 kΩ and minimum of 40.2 kΩ respectively. In CLK mode, an external clock is connected directly to the RT/CLK pin. The device is synchronized to the external clock frequency with a PLL.

The CLK mode overrides the RT mode. The device is able to detect the proper mode automatically and switch from the RT mode to CLK mode.

### Adjustable Switching Frequency (RT Mode)

To determine the RT resistance for a given switching frequency, use [Equation 4](#) or the curve in [Figure 20](#). To reduce the solution size, one would set the switching frequency as high as possible, but tradeoffs of the supply efficiency and minimum controllable on time should be considered.

$$R_{rt}(k\Omega) = 60281 \cdot F_{sw}(kHz)^{-1.033} \quad (4)$$





Figure 20. RT Set Resistor vs Switching Frequency

### Synchronization (CLK mode)

An internal Phase Locked Loop (PLL) has been implemented to allow synchronization between 200kHz and 1.2MHz, and to easily switch from RT mode to CLK mode.

To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8V and higher than 2.0V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin.

In applications where both RT mode and CLK mode are needed, the device can be configured as shown in [Figure 21](#). Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the SYNC pin is pulled above the RT/CLK high threshold (2.0V), the device switches from the RT mode to the CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from the CLK mode back to the RT mode, because the internal switching frequency drops to 100kHz first before returning to the switching frequency set by RT resistor.



**Figure 21. Works with Both RT mode and CLK mode**

### Slow Start (SS/TR)

The device uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow start time. The device has an internal pull-up current source of 2.3μA that charges the external slow start capacitor. The calculations for the slow start time (T<sub>ss</sub>, 10% to 90%) and slow start capacitor (C<sub>ss</sub>) are shown in [Equation 5](#). The voltage reference (V<sub>ref</sub>) is 0.8 V and the slow start charge current (I<sub>ss</sub>) is 2.3μA.

$$T_{ss}(\text{ms}) = \frac{C_{ss}(\text{nF}) \times V_{ref}(\text{V})}{I_{ss}(\mu\text{A})} \quad (5)$$

When the input UVLO is triggered, the EN pin is pulled below 1.21V, or a thermal shutdown event occurs the device stops switching and enters low current operation. At the subsequent power up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft start behavior.

### Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the VSENSE pin is between 94% and 106% of the internal voltage reference the PWRGD pin pull-down is de-asserted and the pin floats. It is recommended to use a pull-up resistor between the values of 10kΩ and 100kΩ to a voltage source that is 5.5V or less. The PWRGD is in a defined state once the VIN input voltage is greater than 1V but with reduced current sinking capability. The PWRGD achieves full current sinking capability once the VIN input voltage is above 4.5V.

The PWRGD pin is pulled low when VSENSE is lower than 91% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the input UVLO or thermal shutdown are asserted, the EN pin is pulled low, or the SS/TR pin is below 1.2V typically.

### Bootstrap Voltage (BOOT) and Low Dropout Operation

The device has an integrated boot regulator, and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than VIN and BOOT-PH voltage is below regulation. The value of this ceramic capacitor should be 0.1μF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10V or higher is recommended because of the stable characteristics over temperature and voltage.

To improve dropout, the device is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than the BOOT-PH UVLO threshold which is typically 2.1V. When the voltage between BOOT and PH drops below the BOOT-PH UVLO threshold the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged. In applications with split input voltage rails 100% duty cycle operation can be achieved as long as (VIN – PVIN) > 4V.

A boot resistor in series with the boot capacitor should never be used on the TPS54320.

### Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins.

The sequential method is illustrated in Figure 22 using two TPS54320 devices. The power good of the first device is coupled to the EN pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 23 shows the results of Figure 22.




Figure 22. Sequential Start Up Sequence




Figure 23. Sequential Start Up using EN and PWRGD

Figure 24 shows the method implementing ratio-metric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow start time the pull-up current source must be doubled in Equation 5. Figure 25 shows the results of Figure 24.




Figure 24. Ratiometric Start Up Sequence




Figure 25. Ratio-metric Startup using Coupled SS/TR Pins

# TPS54320

SLVS982A – AUGUST 2010 – REVISED SEPTEMBER 2010

www.ti.com

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in [Figure 26](#) to the output of the power supply that needs to be tracked or another voltage reference source. Using [Equation 6](#) and [Equation 7](#), the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. [Equation 8](#) is the voltage difference between Vout1 and Vout2.

To design a ratio-metric start up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in [Equation 6](#) and [Equation 7](#) for deltaV. [Equation 8](#) results in a positive number for applications where the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved. [Figure 27](#) and [Figure 28](#) show the results for positive deltaV and negative deltaV respectively.

The deltaV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (Vssoffset, 29mV) in the slow start circuit and the offset created by the pull-up current source (Iss, 2.3µA) and tracking resistors, the Vssoffset and Iss are included as variables in the equations. [Figure 29](#) shows the result when deltaV = 0V.


To ensure proper operation of the device, the calculated R1 value from [Equation 6](#) must be greater than the value calculated in [Equation 9](#).

$$R1 = \frac{V_{out2} + \Delta V}{V_{ref}} \times \frac{V_{ssoffset}}{I_{ss}} \tag{6}$$


$$R2 = \frac{V_{ref} \times R1}{V_{out2} + \Delta V - V_{ref}} \tag{7}$$

$$\Delta V = V_{out1} - V_{out2} \tag{8}$$


$$R1 > 2800 \times V_{out1} - 180 \times \Delta V \tag{9}$$




**Figure 26. Ratiometric and Simultaneous Startup Sequence**



**Figure 27. Ratio-metric Startup with Vout1 Leading Vout2**



**Figure 28. Ratio-metric Startup with Vout2 Leading Vout1**



**Figure 29. Simultaneous Startup**

### Output Overvoltage Protection (OVP)

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

### Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

#### High-side MOSFET overcurrent protection

High-side MOSFET overcurrent protection is achieved by an internal current comparator that monitors the current in the high-side MOSFET on a cycle-by-cycle basis. If this current exceeds the current limit threshold, the high-side MOSFET is turned off for the remainder of that switching cycle.

During normal operation, the device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET, on a cycle by cycle basis. Each cycle, the switch current and the current reference generated by the COMP pin voltage are compared. When the peak switch current intersects the current reference, the high-side switch is turned off.

#### Low-side MOSFET overcurrent protection

While the low-side MOSFET is turned on, its conduction current is monitored by the internal circuitry. During normal operation, the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 512 switching cycles, the device will shut down itself and restart after the hiccup time which is set for 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

## Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

## Small Signal Model for Loop Response

Figure 30 shows an equivalent model for the device's control loop which can be modeled in a circuit simulation program to check frequency response and transient responses. The error amplifier is a transconductance amplifier with a  $g_m$  of 1300  $\mu\text{A/V}$ . The error amplifier can be modeled using an ideal voltage controlled current source. The resistor  $R_{oea}$  (2.38 M $\Omega$ ) and capacitor  $C_{oea}$  (20.7 pF) model the open loop gain and frequency response of the error amplifier. The 1-mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c and c/b show the small signal responses of the power stage and frequency compensation respectively. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the  $R_L$  with a current source with the appropriate load step amplitude and step rate in a time domain analysis.




Figure 30. Small Signal Model for Loop Response

## Simple Small Signal Model for Peak Current Mode Control

Figure 31 is a simple small signal model that can be used to understand how to design the frequency compensation. The device's power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 10 and consists of a dc gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 30) is the power stage transconductance ( $g_{m_{ps}}$ ) which is 12 A/V for the device. The DC gain of the power stage is the product of  $g_{m_{ps}}$  and the load resistance ( $R_L$ ), as shown in Equation 11 with resistive loads. As the load current increases, the DC gain decreases. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with load current (see Equation 12). The combined effect is highlighted by the dashed line in Figure 32. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.




Figure 31. Simplified Small Signal Model for Peak Current Mode Control




Figure 32. Simplified Frequency Response for Peak Current Mode Control

$$\frac{V_{OUT}}{VC} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_z}\right)}{\left(1 + \frac{s}{2\pi \times f_p}\right)} \quad (10)$$

$$A_{dc} = g_{m_{ps}} \times R_L \quad (11)$$

$$f_p = \frac{1}{C_O \times R_L \times 2\pi} \quad (12)$$

$$f_z = \frac{1}{C_O \times R_{ESR} \times 2\pi} \quad (13)$$

Where

$g_{m_{ea}}$  is the GM amplifier gain (1300 $\mu$ A/V)

$g_{m_{ps}}$  is the power stage gain (12A/V).

$R_L$  is the load resistance


$C_O$  is the output capacitance.

$R_{ESR}$  is the equivalent series resistance of the output capacitor.

## Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used Type II compensation circuits and a Type III frequency compensation circuit, as shown in [Figure 33](#). In Type 2A, one additional high frequency pole, C6, is added to attenuate high frequency noise. In Type III, one additional capacitor, C11, is added to provide a phase boost at the crossover frequency. See *Designing Type III Compensation for Current Mode Step-Down Converters (SLVA352)* for a complete explanation of Type III compensation.

The design guidelines below are provided for advanced users who prefer to compensate using the general method. The below equations only apply to designs whose ESR zero is above the bandwidth of the control loop. This is usually true with ceramic output capacitors.



**Figure 33. Types of Frequency Compensation**

The general design guidelines for device loop compensation are as follows:

1. Determine the crossover frequency,  $f_c$ . A good starting point is  $1/10^{\text{th}}$  of the switching frequency,  $f_{sw}$ .
2. R4 can be determined by:

$$R4 = \frac{2\pi \times f_c \times V_{OUT} \times C_o}{g_{m_{ea}} \times V_{ref} \times g_{m_{ps}}} \quad (14)$$

Where:

$g_{m_{ea}}$  is the GM amplifier gain ( $1300\mu\text{A/V}$ )

$g_{m_{ps}}$  is the power stage gain ( $12\text{A/V}$ )

$V_{ref}$  is the reference voltage ( $0.8\text{V}$ )

3. Place a compensation zero at the dominant pole:  $\left( f_p = \frac{1}{C_o \times R_L \times 2\pi} \right)$

C4 can be determined by:

$$C4 = \frac{R_L \times C_o}{R4} \quad (15)$$

4. C6 is optional. It can be used to cancel the zero from the ESR (Equivalent Series Resistance) of the output capacitor  $C_o$ .

$$C6 = \frac{R_{ESR} \times C_o}{R4} \quad (16)$$

5. Type III compensation can be implemented with the addition of one capacitor, C11. This allows for slightly higher loop bandwidths and higher phase margins. If used, C11 is calculated from [Equation 17](#).

$$C11 = \frac{1}{(2 \cdot \pi \cdot R8 \cdot f_c)} \quad (17)$$

## APPLICATION INFORMATION


### Design Guide – Step-By-Step Design Procedure

This example details the design of a high frequency switching regulator using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the following known parameters:

PARAMETER	VALUE
Output Voltage	3.3 V
Output Current	3 A
Transient Response 0.75 A (25%) load step	$\Delta V_{OUT} = 4\%$
Input Voltage	12 V nominal, 8 V to 17 V
Output Voltage Ripple	1% (33 mV <sub>pp</sub> )
Start Input Voltage (Rising Vin)	6.806 V
Stop Input Voltage (Falling Vin)	4.824 V
Switching Frequency	480 kHz

### Typical Application Schematic

The application schematic of [Figure 34](#) was developed to meet the requirements above. This circuit is available as the TPS54320EVM-513 evaluation module. The design procedure is given in this section. For more information about Type II and Type III frequency compensation circuits, see *Designing Type III Compensation for Current Mode Step-Down Converters (SLVA352)* and *Design Calculator (SLVC219)*.



**Figure 34. Typical Application Circuit**

### Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce a smaller solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes additional switching losses, which negatively impact the converter's efficiency and thermal performance. In this design, a moderate switching frequency of 480kHz is selected to achieve both a small solution size and a high efficiency operation. This frequency is set using the resistor at the RT/CLK pin (R3). Using [Equation 4](#), the resistance required for a switching frequency of 480kHz is 102 k $\Omega$ . A 100k $\Omega$  resistor is used for this design.

## Output Inductor Selection

To calculate the value of the output inductor, Equation 18 is used. KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing a high inductor ripple current impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Normally, the inductor ripple value is at the discretion of the designer; however, KIND is normally from 0.2 to 0.4 for the majority of applications.

$$L1 = \frac{V_{inmax} - V_{out}}{I_{out} \cdot KIND} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (18)$$

For this design example, using KIND = 0.3 the inductor value is calculated to be 6.2µH. The nearest standard value of 6.8µH was chosen. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The inductor ripple current, RMS current, and peak inductor current can be found from Equation 19, Equation 20, and Equation 21.

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (19)$$

$$I_{Lrms} = \sqrt{I_{out}^2 + \frac{1}{12} \cdot \left( \frac{V_{out} \cdot (V_{inmax} - V_{out})}{V_{inmax} \cdot L1 \cdot f_{sw}} \right)^2} \quad (20)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (21)$$

For this design, the inductor ripple current is 815 mA, the RMS inductor current is 3.01 A, and the peak inductor current is 3.41 A. A 6.8µH TDK VLP8040 series inductor was chosen for its small size and low DCR. It has a saturation current rating of 3.6 A and a RMS current rating of 4 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

## Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor: minimum capacitance to meet the load transient requirement, minimum capacitance to meet the output voltage ripple requirement, and maximum ESR to meet the output voltage ripple requirement. The output capacitor needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criterion. The output capacitor needs to supply the load with current when the regulator cannot. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 22 shows the minimum output capacitance necessary to accomplish this.

$$C_o > \frac{2 \cdot \Delta I_{out}}{f_{sw} \cdot \Delta V_{out}} \quad (22)$$

Where  $\Delta I_{out}$  is the change in output current,  $f_{sw}$  is the regulator's switching frequency and  $\Delta V_{out}$  is the allowable change in the output voltage. For this example, the transient load response is specified as a 4% change in  $V_{out}$  for a load step of 0.75 A. Using these numbers ( $\Delta I_{OUT} = 0.75$  A and  $\Delta V_{out} = 0.04 \times 3.3 = 0.132$ V) gives a minimum capacitance of 23.7µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

**Equation 23** calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{sw}$  is the switching frequency,  $V_{oripple}$  is the maximum allowable output voltage ripple, and  $I_{ripple}$  is the inductor ripple current. In this case, the maximum output voltage ripple is 33mV. Under this requirement, **Equation 23** yields 6.4 $\mu$ F.

$$C_o > \frac{1}{8 \cdot f_{sw}} \cdot \frac{1}{\frac{V_{oripple}}{I_{ripple}}} \quad (23)$$

**Equation 24** calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. **Equation 24** indicates the ESR should be less than 40m $\Omega$ . In this case, the ESR of the ceramic capacitor is much smaller than 40m $\Omega$ .

$$R_{esr} < \frac{V_{oripple}}{I_{ripple}} \quad (24)$$

The capacitance of ceramic capacitors is highly dependent on the DC output voltage. **Equation 25** is used to select output capacitors based on their voltage rating. For 6.3V ceramic capacitors, the minimum capacitance that meets the load step specification is 49.7 $\mu$ F. For this example, one 47 $\mu$ F, 6.3V, X5R ceramic capacitor with 4m $\Omega$  of ESR is used.

$$C = \frac{(C_{eff} \times V_{rating})}{(V_{rating} - V_{out})} \quad (25)$$

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. **Equation 26** can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, **Equation 26** yields 235mA.

$$I_{corms} = \frac{V_{out} \cdot (V_{inmax} - V_{out})}{\sqrt{12} \cdot V_{inmax} \cdot L_1 \cdot f_{sw}} \quad (26)$$

### Input Capacitor Selection

The TPS54320 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of 4.7 $\mu$ F on each input voltage rail. In some applications additional bulk capacitance may also be required for the PVIN input. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54320. The input ripple current for this design, using **Equation 27**, is 1.48A.

$$I_{cirms} = I_{out} \cdot \sqrt{\frac{V_{out}}{V_{inmin}} \cdot \frac{(V_{inmin} - V_{out})}{V_{inmin}}} \quad (27)$$

The value of a ceramic capacitor varies significantly over both temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because of the high capacitance to volume ratio and stability over temperature. The capacitance value of a capacitor decreases as the DC bias across it increases. For this example design, a ceramic capacitor with at least a 25V voltage rating is required to support the maximum input voltage. For this example, two 4.7 $\mu$ F 25V capacitors will be used in parallel as the VIN and PVIN inputs are tied together, so the TPS54320 may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using **Equation 28**. Using the design example values,  $I_{outmax} = 3A$ ,  $C_{in} = 9.4\mu F$ ,  $f_{sw} = 480kHz$ , **Equation 28** yields an input voltage ripple of 166mV.

$$\Delta V_{in} = \frac{I_{outmax} \cdot 0.25}{C_{in} \cdot f_{sw}} \quad (28)$$

### Slow Start Capacitor Selection

The slow start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is large and requires a large amount of current to charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may either make the TPS54320 reach the current limit or the excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft start capacitor value can be calculated using [Equation 29](#). The example circuit has the soft start time set to an arbitrary value of 3.5ms which requires a 10nF capacitor. In the TPS54320,  $I_{SS}$  is 2.3 $\mu$ A and  $V_{REF}$  is 0.8V.

$$C7(\text{nF}) = \frac{T_{SS}(\text{ms}) \cdot I_{SS}(\mu\text{A})}{V_{REF}(\text{V})} \quad (29)$$

### Bootstrap Capacitor Selection

A 0.1 $\mu$ F ceramic capacitor must be connected between the BOOT to PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10V or higher voltage rating.

### Under Voltage Lockout Set Point

The Under Voltage Lock Out (UVLO) can be adjusted using the external voltage divider network of R1 and R2. R1 is connected between  $V_{IN}$  and the EN pin of the TPS54320 and R2 is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 6.806V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.824V (UVLO stop or disable). [Equation 2](#) and [Equation 3](#) can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified, the nearest standard resistor value for R1 is 511 k $\Omega$  and for R2 is 100k $\Omega$ .

### Output Voltage Feedback Resistor Selection

The resistor divider network, R8 and R9, is used to set the output voltage. For this example design, 10 k $\Omega$  was selected for R9. Using [Equation 30](#), R8 is calculated as 31.25k $\Omega$ . The nearest standard 1% resistor is 31.6k $\Omega$ .

$$R8 = \frac{V_{OUT} - V_{REF}}{V_{REF}} R9 \quad (30)$$

### Minimum Output Voltage

Due to the internal design of the TPS54320, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.8V. Above 0.8V, the output voltage may be limited by the minimum controllable on time. The minimum output voltage in this case is given by [Equation 31](#).

$$V_{OUT\min} = \text{Ontimemin} \times F_{S\max} (V_{IN\max} + I_{OUT\min} (R_{DS2\min} - R_{DS1\min})) - I_{OUT\min} (R_L + R_{DS2\min}) \quad (31)$$

Where:

$V_{OUT\min}$  = minimum achievable output voltage

Ontimemin = minimum controllable on time (135 nsec maximum)

$F_{S\max}$  = maximum switching frequency including tolerance

$V_{IN\max}$  = maximum input voltage

$I_{OUT\min}$  = minimum load current

$R_{DS1\min}$  = minimum high side MOSFET on resistance (57m $\Omega$  typical)

$R_{DS2\min}$  = minimum low side MOSFET on resistance (50m $\Omega$  typical)

$R_L$  = series resistance of output inductor

## Compensation Component Selection

There are several industry techniques used to compensate DC/DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54320. Since the slope compensation is ignored, the actual crossover frequency is usually lower than the crossover frequency used in the calculations. Use SwitcherPro software for a more accurate design.

Type III compensation is used to achieve a high bandwidth, high phase margin design. This design targets a crossover frequency (bandwidth) of 48kHz (1/10th of the switching frequency). Using [Equation 32](#) and [Equation 33](#), the power stage pole and zero are calculated at 6.46kHz and 1778kHz, respectively. For the output capacitance,  $C_O$ , use a derated value of 22.4  $\mu$ F.

$$f_{pmod} = \frac{I_{out}}{2 \cdot \pi \cdot V_{out} \cdot C_O} \quad (32)$$

$$f_{zmod} = \frac{1}{2 \cdot \pi \cdot RESR \cdot C_O} \quad (33)$$

Now the compensation components can be calculated. First, calculate the value for R4 which sets the gain of the compensated network at the crossover frequency. Use [Equation 34](#) to determine the value of R4.

$$R4 = \frac{2\pi \cdot f_c \cdot V_{out} \cdot C_O}{g_{m_{ea}} \cdot V_{ref} \cdot g_{m_{ps}}} \quad (34)$$

Next calculate the value of C4. Together with R4, C4 places a compensation zero at the modulator pole frequency. Use [Equation 35](#) to determine the value of C4.

$$C4 = \frac{V_{out} \cdot C_O}{I_{out} \cdot R4} \quad (35)$$

Using [Equation 34](#) and [Equation 35](#), the standard values for R4 and C4 are 1.78k $\Omega$  and 0.015 $\mu$ F. The next higher standard value for C4 is selected to give a compensation zero that is slightly lower in frequency than the power stage pole.

In order to provide a zero around the crossover frequency to boost the phase at crossover, a capacitor (C11) is added parallel to R8. The value of this capacitor is given by [Equation 36](#). The nearest standard value for C11 is 100pF.

$$C11 = \frac{1}{2 \cdot \pi \cdot R8 \cdot f_c} \quad (36)$$


Use of the feedforward capacitor, C11, creates a low AC impedance path from the output voltage to the VSENSE input of the IC that can couple noise at the switching frequency into the control loop. Use of a feedforward capacitor is not recommended for high output voltage ripple designs (greater than 15 mV peak to peak at the VSENSE input) operating at duty cycles of less than 30%. When using the feedforward capacitor, C11, always limit the closed loop bandwidth to no more than 1/10th of the switching frequency,  $f_{sw}$ .

An additional high frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R4 and C4. The pole frequency is given by [Equation 37](#). This pole is set at roughly half of the switching frequency (of 480 kHz) by use of a 330 pF capacitor for C6. This helps attenuate any high frequency signals that might couple into the control loop.

$$f_p = \frac{1}{2 \cdot \pi \cdot R4 \cdot C6} \quad (37)$$


**Application Curves**

**LOAD TRANSIENT**




**Figure 35.**

**STARTUP with VIN  
(1.1  $\Omega$  Load)**




**Figure 36.**

**STARTUP with VIN (no Load)**




**Figure 37.**

**STARTUP with EN  
(1.1  $\Omega$  Load)**




**Figure 38.**

**STARTUP with EN (no Load)**




**Figure 39.**

**STARTUP with PRE-BIAS  
on VIN (1.1  $\Omega$  Load)**




**Figure 40.**

**STARTUP and SHUTDOWN with PRE-BIAS on EN (1.1  $\Omega$  Load)**




**Figure 41.**

**SHUTDOWN with VIN (1.1  $\Omega$  Load)**




**Figure 42.**

**SHUTDOWN with EN (1.1  $\Omega$  Load)**




**Figure 43.**

**OUTPUT VOLTAGE RIPPLE (1.1  $\Omega$  Load)**




**Figure 44.**

**INPUT VOLTAGE RIPPLE (1.1  $\Omega$  Load)**



**Figure 45.**

**OVERCURRENT HICCUP MODE**



**Figure 46.**

CLOSED LOOP RESPONSE




Figure 47.

LINE REGULATION




Figure 48.

LOAD REGULATION




Figure 49.

TRACKING PERFORMANCE




Figure 50.

MAXIMUM AMBIENT TEMPERATURE vs LOAD CURRENT




Figure 51.

MAXIMUM AMBIENT TEMPERATURE vs IC POWER DISSIPATION




Figure 52.




Figure 53.




Figure 54.

**Thermal Performance**




Figure 55. Thermal Signature of TPS54320EVM-513 Operating at  $V_{IN}=12V, V_{OUT}=3.3V/3A, T_A = \text{Room Temperature}$

**Bill of Materials**
**Table 1. Bill of Materials**

Count	RefDes	Value	Description	Size	Part Number	MFR
2	C2, C3	4.7 $\mu$ F	Capacitor, Ceramic, 25V, X5R, 10%	0805	Std	Std
1	C4	0.015 $\mu$ F	Capacitor, Ceramic, 50V, X7R, 10%	0603	Std	Std
1	C5	0.1 $\mu$ F	Capacitor, Ceramic, 16V, X7R, 10%	0603	Std	Std
1	C6	330 pF	Capacitor, Ceramic, 25V, X7R, 10%	0603	Std	Std
1	C7	0.01 $\mu$ F	Capacitor, Ceramic, 25V, X7R, 10%	0603	Std	Std
1	C9	47 $\mu$ F	Capacitor, Ceramic, 6.3V, X5R, 20%	1210	Std	Std
1	C11	100 pF	Capacitor, Ceramic, 50V, C0G, 5%	0603	Std	Std
1	L1	6.8 $\mu$ H	Inductor, SMT, 3.6A, 24 milliohm	8.7 mm x 8.6 mm	VLP8040T-6R8M	TDK
1	R1	511K	Resistor, Chip, 1/16W, 1%	0603	Std	Std
2	R2, R3	100K	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R4	1.78K	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R7	51.1	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R8	31.6K	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	R9	10.0K	Resistor, Chip, 1/16W, 1%	0603	Std	Std
1	U1	TPS54320RHL	IC, 17V Input, 3A Output, Sync. Step Down Switcher w/ Integrated FET	QFN14	TPS54320RHL	TI

**PCB Layout Guidelines**

Layout is a critical portion of good power supply design. See [Figure 56](#) for a PCB layout example. The top layer contains the main power traces for VIN, VOUT, and the PH node. Also on the top layer are connections for the remaining pins of the TPS54320 and a large top side area filled with ground. The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS54320 device to provide a thermal path from the exposed thermal pad land to ground. The GND pin should be tied directly to the exposed thermal pad under the IC. For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections. The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric. Make sure to connect this capacitor to the quiet analog ground trace rather than the power ground trace of the PVIN bypass capacitor. Since the PH connection is the switching node, the output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The small signal components should be grounded to the analog ground path as shown. The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts. However, this layout has been shown to produce good results and is meant as a guideline.




Figure 56. PCB Layout

**Estimated Circuit Area**

The estimated printed circuit board area for the components used in the design of Figure 34 is 0.35 in<sup>2</sup> (227mm<sup>2</sup>). This area does not include test points or connectors.

# TPS54320

SLVS982A – AUGUST 2010 – REVISED SEPTEMBER 2010

[www.ti.com](http://www.ti.com)

Note: Page numbers of current version may differ from previous versions.

<b>Changes from Original (August 2010) to Revision A</b>	<b>Page</b>
• Changed "Applications" itemized list .....	1
• Changed <a href="#">Figure 34</a> - Typical App Circuit .....	21
• Changed <a href="#">Figure 47</a> image with new plot .....	28
• Changed <a href="#">Figure 51</a> image with new plot .....	28
• Changed <a href="#">Figure 55</a> Thermal Signature image .....	29
• Added C6 to Bill of Material and changed C8 RefDes to C9 with size 1210 to match SLVU380 User's Guide BoM .....	30

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS54320RHLR	ACTIVE	QFN	RHL	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS54320RHLL	ACTIVE	QFN	RHL	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54320RHLR	QFN	RHL	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54320RHLR	QFN	RHL	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54320RHLL	QFN	RHL	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TPS54320RHLL	QFN	RHL	14	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54320RHLR	QFN	RHL	14	3000	367.0	367.0	35.0
TPS54320RHLR	QFN	RHL	14	3000	367.0	367.0	35.0
TPS54320RHLLT	QFN	RHL	14	250	210.0	185.0	35.0
TPS54320RHLLT	QFN	RHL	14	250	210.0	185.0	35.0

RHL (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4205346-2/J 12/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

## THERMAL PAD MECHANICAL DATA

RHL (S-PVQFN-N14)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206363-2/M 08/12

NOTE: All linear dimensions are in millimeters

RHL (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4207830-2/F 08/12

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

**TI E2E Community** [e2e.ti.com](http://e2e.ti.com)