

## Dual Output, 2-Phase, Stackable PMBus™ Synchronous Buck Driverless Controller with Adaptive Voltage Scaling (AVS) Bus

Check for Samples: [TPS40425](#)

### FEATURES

- Single Supply Operation: 4.5 V to 20 V
- $V_{OUT}$  from 0.6 V
- Dual or Multi-Phase Synchronous Buck Controller
- Individual High-Speed AVS Interface (0.5-V to 1.5-V Range)
- Fast Transient Response
- Stackable up to Four Phases
  - 2-, 3-, or 4-Phase Interleaved Phase Shifts
  - Accurate Current Sharing
- PMBus Capability
  - Margining Up/Down with 2-mV Step
  - Programmable Fault Limit and Response
  - $\pm 0.8\% V_{OUT}$
  - $\pm 2\%$  Output Current Monitoring (T Variations Excluded)
  - $\pm 4.5^{\circ}\text{C}$  External Temperature Monitoring with x3904 or Power Stage
  - Programmable UVLO ON/OFF Thresholds
  - Programmable Soft-Start Time, Turn-On Delay, and Turn-Off Delay
- On-Chip Non-Volatile Memory (NVM) to Store Custom Configurations
- 0.6-V Reference Voltage with 0.5% Accuracy from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- Inductor DCR Current Sensing
- Programmable  $f_{SW}$  from 200 kHz to 1.5 MHz
- Supports Pre-biased Output
- Differential Remote Sensing
- Synchronization to an External Clock
- OC/OV/UV/OT Fault Protection
- 40-Pin, 6 mm x 6 mm, QFN Package
- Support for TI Power Stage
- Compatible with High-Frequency, Synchronous MOSFET Driver TPS28226

### APPLICATIONS

- Wireless Infrastructure
- Switcher/Router Networking/Server/Storage

### DESCRIPTION

The TPS40425 is a PMBus, synchronous buck, driverless controller. It can be configured as a single output, 2-phase or dual output. It is also stackable up to 4 phases to support load current as high as 120 A. Interleaved phase shift for 2-, 3-, or 4-phases reduce the input and output ripples therefore reducing input and output capacitance.

The wide input voltage range can support 5-V and 12-V intermediate supply buses. The 0.5% reference voltage satisfies the need of precision voltage to the modern ASICs.

Using the PMBus standard, the TPS40425 can program reference voltage, fault limit, UVLO threshold, soft-start time and turn-on and turn-off delay.

In addition, the device implements an accurate measurement system to monitor the output voltages, currents and temperatures for individual channels.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PMBus is a trademark of SMIF, Inc..

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2014, Texas Instruments Incorporated

**SIMPLIFIED APPLICATION DIAGRAM (Dual Output)**





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted). Unless noted, all voltages are with respect to GND.

		MIN	MAX	UNITS
Input voltage range	VDD	-0.3	22	V
	SYNC, PHSET, SMBALERT, PMBDATA, PMBCLK	-0.3	5.5	
	AVSDATA, AVSCLK, TSNS1, TSNS2	-0.3	3.6	
	VSNS1, VSNS2, CS1N, CS1P, CS2N, CS2P, ISH1, ISH2	-0.3	5.5	
	CNTL1, CNTL2, FB1, FB2	-0.3	7	
Output voltage range	ADDR0, ADDR1, RT, BP3	-0.3	3.6	V
	BP5, COMP1, COMP2, DIFFO1, FLT1, FLT2 PG1, PG2, PWM1, PWM2	-0.3	7	
Electrostatic discharge	Human body model (HBM)	2000		V
	Charged device model (CDM)	1500		
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage junction temperature, T <sub>stg</sub>		-55	155	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Input operating voltage	4.5		20	V
T <sub>J</sub>	Operating junction temperature	-40		125	°C

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS40425	UNIT
		QFN (40 PINS)	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	27.8	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	17.2	
θ <sub>JB</sub>	Junction-to-board thermal resistance	4.8	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.8	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	1.2	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## ELECTRICAL CHARACTERISTICS

$T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = V_{VDD} = 12\text{ V}$ , RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT SUPPLY</b>						
$V_{VDD}$	Input supply voltage range		4.5		20	V
$I_{VDD}$	Input operating current	Switching, no driver load		18.4		mA
		Not switching		17.2		
<b>UVLO</b>						
$V_{IN(on)}$	Input turn-on voltage <sup>(1)</sup>	Default settings	4	4.25	4.5	V
$V_{IN(off)}$	Input turn-off voltage <sup>(1)</sup>	Default settings	3.8	4	4.2	V
$V_{INON(rng)}$	Programmable range for turn on voltage		4.25		16	V
$V_{INOFF(rng)}$	Programmable range for turn off voltage		4		15.75	V
<b>ERROR AMPLIFIER</b>						
$V_{FB}$	Feedback pin voltage	$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$	597	600	603	mV
$A_{OL}$	Open-loop gain <sup>(2)</sup>		80			dB
$G_{BWP}$	Gain bandwidth product <sup>(2)</sup>		50			MHz
$I_{FB}$	FB pin bias current (out of pin)	$V_{FB} = 0.6\text{ V}$		TBD	100	nA
$I_{COMP}$	Sourcing	$V_{FB} = 0\text{ V}$	1			mA
	Sinking	$V_{FB} = 1\text{ V}$	1			
<b>BP5 REGULATOR</b>						
$V_{BP5}$	Output voltage	$I_{BP5} = 10\text{ mA}$	4.5	5	5.5	V
	Dropout voltage	$V_{VIN} - V_{BP5}$ , $V_{VDD} = 4.5\text{ V}$ , $I_{BP5} = 25\text{ mA}$			400	mV
$I_{BP5}$	Output current	$V_{VDD} = 12\text{ V}$	40			mA
$V_{BP5UV}$	Regulator UVLO voltage <sup>(2)</sup>		3.3	3.55	3.8	V
$V_{BP5UV(hyst)}$	Regulator UVLO voltage hysteresis <sup>(2)</sup>		230	255	270	mV
<b>BP3 REGULATOR</b>						
$V_{BP3}$	Output voltage	$V_{VDD} = 4.5\text{ V}$ , $I_{BP3} \leq 5\text{ mA}$	3.1	3.3	3.5	V
<b>OSCILLATOR AND RAMP GENERATOR</b>						
$f_{SW}$	Adjustment range		200		1500	kHz
	Switching frequency <sup>(3)</sup>	$R_{RT} = 100\text{ k}\Omega$	180	200	220	
	Switching frequency <sup>(3)</sup>	$R_{RT} = 40\text{ k}\Omega$	450	500	550	kHz
	Switching frequency <sup>(3)</sup>	$R_{RT} = 13\text{ k}\Omega$	1230	1370	1500	
$V_{RAMP}$	Ramp amplitude (peak-to-peak)			$V_{VDD}/10$		V
$V_{VAL}$	Valley voltage			1.22		V
<b>SYNCHRONIZATION</b>						
$V_{SYNCH}$	SYNC high-level threshold <sup>(4)</sup>		2			V
$V_{SYNCL}$	SYNC low-level threshold <sup>(4)</sup>				0.8	V
$t_{SYNC}$	Minimum SYNC pulse width <sup>(2)</sup>				100	ns
$f_{SYNC}$	Maximum PWM frequency for SYNC		1500			kHz
	Minimum PWM frequency for SYNC				200	
	SYNC frequency range (increase from nominal oscillator frequency)		-20%		20%	
<b>PWM</b>						
$t_{OFF(min)}$	Minimum off-time			100		ns
$t_{ON(min)}$	Minimum pulse			90		ns

(1) Hysteresis of at least 150 mV is specified by design.

(2) Specified by design. Not production tested.

(3) Apply to 1-, 2- or 4-phase operation. For 3-phase operation, the switching frequency is 33% higher than the value in the table.

(4) The external SYNC pin signal must be a square waveform with 50% duty cycle.

**ELECTRICAL CHARACTERISTICS (continued)**

$T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = V_{VDD} = 12\text{ V}$ , RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SOFT-START</b>						
$t_{SS}$	Soft-start time <sup>(5)</sup>	Factory default settings		2.7		ms
	Programmable range <sup>(6)</sup>		0.6		9	ms
	Accuracy over range <sup>(6)</sup>		-15%		15%	
$t_{ON(dly)}$	Turn-on delay time	Factory default settings		0		ms
$t_{OFF(dly)}$	Turn-off delay time	Factory default settings		0		ms
<b>REMOTE SENSE AMPLIFIER</b>						
BW	Closed-loop bandwidth <sup>(6)</sup>		2			MHz
$V_{DIFFO(max)}$	Maximum DIFFO output voltage		$V_{BP5} - 0.2$			V
$V_{DIFFO(Err)}$	Error voltage from DIFFO1 to ( $V_{SNS1} - G_{SNS1}$ )	$(V_{SNS1} - G_{SNS1}) = 1.0\text{ V}$	-6		6	mV
		$(V_{SNS1} - G_{SNS1}) = 3.6\text{ V}$	-19		19	
$I_{DIFFO}$	Sourcing		1			mA
	Sinking		1			
<b>CURRENT SENSING AMPLIFIER</b>						
$V_{CS(mg)}$	Differential input voltage range	$(V_{CSxP} - V_{CSxN})$ , Non-smart power mode	0		60	mV
$V_{CS(cmr)}$	Input common-mode range		0		3.6	V
$A_{CS}$	Current sensing gain	CHx_CSGAIN_SEL = 20 V/V <sup>(7)</sup>		10		V/V
$f_{CO}$	Closed loop bandwidth <sup>(6)</sup>			0.66		MHz
$V_{CS(chch)}$	Amplifier output difference between any two channels	$I_{OUT} = 20\text{ A}$ , $I_{OUT\_CAL\_GAIN} = 0.503\text{ m}\Omega$	-6%		6%	
<b>CURRENT LIMIT</b>						
$t_{OFF(oc)}$	Off-time between restart attempts	Hiccup mode		$7 \times t_{SS}$		ms
$I_{OC(ftt)}$	Output peak current overcurrent fault threshold	Factory default settings		30		A
		Programmable range	3		50	
$I_{OC(warn)}$	Output peak current overcurrent warning threshold	Factory default settings		27		A
		Programmable range	2		49	
$I_{OC(acc)}$	Output peak current overcurrent fault and warning accuracy	$I_{OUT} = 30\text{ A}$ , $I_{OUT\_CAL\_GAIN} = 0.503\text{ m}\Omega$	-10%		10%	A
<b>PGOOD</b>						
$V_{FBPGH}$	FB PGOOD high threshold	Factory default settings		675		mV
$V_{FBPGL}$	FB PGOOD low threshold	Factory default settings		525		mV
$V_{PG(acc)}$	PGOOD accuracy over range	$4.5\text{ V} \leq V_{VDD} \leq 20\text{ V}$ , $468\text{ mV} \leq V_{PGOOD} \leq 675\text{ mV}$	-4%		4%	
$V_{pg(hyst)}$	FB PGOOD hysteresis voltage		15	28	40	mV
$R_{PGOOD}$	PGOOD pulldown resistance	$V_{FB} = 0$ , $I_{PGOOD} = 5\text{ mA}$		30	70	$\Omega$
$I_{PGOOD(Ik)}$	PGOOD pin leakage current	$538\text{ mV} \leq V_{FB} \leq 658\text{ mV}$ , $V_{PGOOD} = 5\text{ V}$			20	$\mu\text{A}$
<b>OUTPUT OVERVOLTAGE/UNDERVOLTAGE</b>						
$V_{FBOV}$	FB pin over voltage threshold	Factory default settings		700		mV
$V_{FBUV}$	FB pin under voltage threshold	Factory default settings		500		mV
$V_{UVOV(acc)}$	FB UV/OV accuracy over range	$4.5\text{ V} \leq V_{VDD} \leq 20\text{ V}$	-4%		4%	
$V_{OV(hyst)}$	FB OV hysteresis voltage		30	55	80	mV

(5) The soft-start time is the time that the internal reference voltage rises from 0 V to 600 mV.

(6) Specified by design. Not production tested.

(7) Please refer to PMBus command [MFR\\_SPECIFIC\\_21 \(OPTIONS\) \(E5h\)](#) section.

**ELECTRICAL CHARACTERISTICS (continued)**

T<sub>J</sub> = -40°C to 125°C, V<sub>IN</sub> = V<sub>VDD</sub> = 12 V, RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT VOLTAGE TRIMMING AND MARGINING</b>					
V <sub>FBTM(step)</sub>	Resolution of FB steps with trim and margin		2		mV
t <sub>FBTM(step)</sub>	Transition time per trim or margin step	After soft-start time	30		μs
V <sub>FBTM(max)</sub>	Maximum FB voltage with trim or margin only		660		mV
V <sub>FBTM(min)</sub>	Minimum FB voltage with trim or margin only		480		mV
V <sub>FBTM(rng)</sub>	FB voltage range with trim and margin combined	420		660	mV
V <sub>FBMH</sub>	Margin high FB pin voltage	Factory default settings	660		mV
V <sub>FBML</sub>	Margin low FB pin voltage	Factory default settings	540		mV
<b>OUTPUT VOLTAGE AT AVS MODE</b>					
V <sub>FBAVS(step)</sub>	Resolution of FB steps at AVS mode		2		mV
V <sub>FBAVS(max)</sub>	Maximum FB voltage at AVS mode		1.5		V
V <sub>FBAVS(min)</sub>	Minimum FB voltage at AVS mode		500		mV
<b>AVS INTERFACE</b>					
V <sub>VIO</sub>	ASIC I/O voltage <sup>(8)</sup>		1.8	2.5	V
V <sub>IH(avs)</sub>	High-level input voltage, AVSCLK, AVSDATA	V <sub>VIO</sub> = 2.5 V	1.75		V
		V <sub>VIO</sub> = 1.8 V	1.26		
V <sub>IL(avs)</sub>	Low-level input voltage, AVSCLK, AVSDATA	V <sub>VIO</sub> = 2.5 V		0.75	V
		V <sub>VIO</sub> = 1.8 V		0.54	
I <sub>IH(avs)</sub>	High-level input current, AVSCLK, AVSDATA		-50	50	μA
I <sub>IL(avs)</sub>	Low-level input current, AVSCLK, AVSDATA		-50	50	μA
f <sub>AVS</sub>	AVS clock frequency range		10	30	MHz
<b>MEASUREMENT SYSTEM</b>					
M <sub>VOUT(rng)</sub>	V <sub>OUT</sub> measurement range		0.5	3.6	V
M <sub>VOUT(acc)</sub>	V <sub>OUT</sub> measurement accuracy	V <sub>OUT</sub> = 1 V, 0°C ≤ T <sub>J</sub> ≤ 125°C	-0.8%	0.8%	
M <sub>IOUT(rng)</sub>	I <sub>OUT</sub> measurement range		0	50	A
M <sub>IOUT(acc)</sub>	I <sub>OUT</sub> measurement accuracy <sup>(9)</sup>	I <sub>OUT</sub> ≥ 20 A, I <sub>OUT_CAL_GAIN</sub> = 0.503 mΩ, 0°C ≤ T <sub>J</sub> ≤ 125°C	-640	640	mA
<b>PMBus INTERFACE</b>					
V <sub>IH</sub>	High-level input voltage, CLK, DATA, CNTL		2.1		V
V <sub>IL</sub>	Low-level input voltage, CLK, DATA, CNTL			0.8	
I <sub>IH</sub>	High-level input current, CLK, DATA, CNTL	Pin voltage = 3.3 V	-10	10	μA
I <sub>IL</sub>	Low-level input current, CLK, DATA, CNTL	Pin voltage = 0 V	-10	10	
V <sub>OL</sub>	Low-level output voltage, DATA, SMBALRT	I <sub>OUT</sub> = 4 mA		0.4	V
I <sub>OH</sub>	High-level output open drain leakage current, DATA, SMBALRT	V <sub>OUT</sub> = 5.5 V	0	10	μA
I <sub>OL</sub>	Low-level output open drain current, DATA, SMBALRT			4	mA
C <sub>OUT</sub>	Pin capacitance, CLK, DATA <sup>(8)</sup>			1	pF
f <sub>PMB</sub>	PMBus operating frequency range	Slave mode	10	400	kHz
t <sub>BUF</sub>	Bus free time between START and STOP <sup>(8)</sup>		1.3		μs
t <sub>HD:STA</sub>	Hold time after repeated START <sup>(8)</sup>		0.6		
t <sub>SU:STA</sub>	Repeated START set-up time <sup>(8)</sup>		0.6		
t <sub>SU:STO</sub>	STOP setup time <sup>(8)</sup>		0.6		

(8) Specified by design. Not production tested.  
 (9) Performance is verified under application conditions.

**ELECTRICAL CHARACTERISTICS (continued)**

$T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = V_{VDD} = 12\text{ V}$ , RT set for 500 kHz, all parameters at zero power dissipation (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{HD,DAT}$	Data hold time <sup>(10)</sup>	Receive mode	0			ns
		Transmit mode	300			
$t_{SU,DAT}$	Data setup time <sup>(10)</sup>		100			
$t_{TIMEOUT}$	Error signal/detect <sup>(10)</sup>		25		35	ms
$t_{LOW,MEXT}$	Cumulative clock low master extend time <sup>(10)</sup>				10	ms
$t_{LOW,SEXT}$	Cumulative clock low slave extend time <sup>(10)</sup>				25	ms
$t_{LOW}$	Clock low time <sup>(10)</sup>		1.3			$\mu\text{s}$
$t_{HIGH}$	Clock high time <sup>(10)</sup>		0.6			$\mu\text{s}$
$t_{FALL}$	CLK/DATA fall time <sup>(10)</sup>				300	ns
$t_{RISE}$	CLK/DATA rise time <sup>(10)</sup>				300	
$t_{RETENTION}$	Retention of configuration parameters <sup>(10)</sup>	$T_J = 25^{\circ}\text{C}$	100			Year
$W_{write\_cycles}^{(10)}$	Number of nonvolatile erase/write cycles	$T_J = 25^{\circ}\text{C}$	20			K cycle
<b>PMBus ADDRESSING</b>						
$I_{ADD}$	Address pin bias current		8.775	9.75	10.725	$\mu\text{A}$
<b>INITIALIZATION TIME</b>						
$t_{INI}$	Initialization time after BP3 voltage is ready			1		ms
<b>TEMPERATURE SENSE AND THERMAL SHUTDOWN</b>						
$T_{SD}$	Junction shutdown temperature <sup>(10)</sup>			160		$^{\circ}\text{C}$
$T_{HYST}$	Thermal shutdown hysteresis <sup>(10)</sup>			20		
$I_{TSNS(ratio)}$	Ratio of bias current flowing out of TSNS pin, state 2 to state 1	Non-smart power mode	9.7	10	10.3	$\mu\text{A}/\mu\text{A}$
$I_{TSNS(1)}$	State 1 current out of TSNS pin	Non-smart power mode		10		$\mu\text{A}$
$I_{TSNS(2)}$	State 2 current out of TSNS pin	Non-smart power mode		100		$\mu\text{A}$
$T_{SNS(acc)}$	External temperature sense accuracy	$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ , Non-smart power mode <sup>(11)</sup>	-4.5		4.5	$^{\circ}\text{C}$
		$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ , Smart power mode	-3		3	
$T_{OT(ftt)}$	Overtemperature fault limit <sup>(10)</sup>	Factory default settings		125		$^{\circ}\text{C}$
	OT fault limit range <sup>(10)</sup>		120		165	
$T_{OT(warn)}$	Overtemperature warning limit <sup>(10)</sup>	Factory default settings		100		$^{\circ}\text{C}$
	OT warning limit range <sup>(10)</sup>		100		140	
$T_{OT(step)}$	OT fault/warning step			1		$^{\circ}\text{C}$
$T_{OT(hys)}$	OT fault/warning hysteresis <sup>(10)</sup>		15	20	25	$^{\circ}\text{C}$

(10) Specified by design. Not production tested.

(11) Performance is verified under application conditions.

**PIN DIAGRAM**


**RHA PACKAGE  
40 PINS  
(TOP VIEW)**



**PIN FUNCTIONS**

PIN		I/O	DESCRIPTION
NAME	NO.		
ADDR1	11	I	High order address pin for PMBus device. Connect a resistor to AGND (see <a href="#">Table 4</a> ).
ADDR0	12	I	Low order address pin for PMBus device. Connect a resistor to AGND (see <a href="#">Table 4</a> ).
AGND	8	-	Analog ground pin, used for analog signal. Connect to power pad directly.
AVSCLK	10	I	AVS clock
AVSDATA	9	I	AVS data
BP3	26	O	3.3-V bias power for logic. A low ESR bypass ceramic capacitor with a value of 0.33 $\mu$ F or greater should be connected closely from this pin or to AGND.
BP5	25	O	Output bypass for the internal regulator. A low ESR bypass ceramic capacitor of 1 $\mu$ F or greater should be connected closely from this pin to PGND pin.
CNTL1	3	I	Logic level input which starts or stops Channel 1. An internal 6- $\mu$ A current source pulls $V_{CNTL1}$ up to 5 V when the pin is floating.
CNTL2	4	I	Logic level input which starts or stops Channel 2. An internal 6- $\mu$ A current source pulls $V_{CNTL2}$ up to 5 V when the pin is floating.
COMP1	36	O	Output of the error amplifier 1 and connection node for loop feedback components
COMP2	15	O	Output of the error amplifier 2 and connection node for loop feedback components
CS1N	33	I	Negative terminal of current sense amplifier for Channel 1
CS1P	32	I	Positive terminal of current sense amplifier for Channel 1
CS2N	18	I	Negative terminal of current sense amplifier for Channel 2
CS2P	19	I	Positive terminal of current sense amplifier for Channel 2
DIFFO1	39	O	Remote Sense Amplifier Output for Channel 1
FB1	35	I	Inverting input to the error amplifier 1. In normal operation, the voltage on this pin is equal to the internal reference voltage.
FB2	16	I	Inverting input to the error amplifier 2. In normal operation, the voltage on this pin is equal to the internal reference voltage. Connecting FB2 pin to BP5 would enable multi-iphase mode and disable the error amplifier 2
FLT1	34	I/O	Fault signal of Channel 1. An internal 100-k $\Omega$ resistor pulls FLT1 to BP3.
FLT2	17	I/O	Fault signal of Channel 2. An internal 100-k $\Omega$ resistor pulls FLT2 to BP3.
GSNS1	38	I	Negative terminal of Voltage Sense Signal for Channel 1
GSNS2	13	I	Negative terminal of Voltage Sense Signal for Channel 2
ISH1	30	I	Current sharing signal of Channel 1 for multi-phase mode
ISH2	21	I	Current sharing signal of Channel 2 for multi-phase mode
PG1	29	O	Open drain power good indicator for Channel 1 output voltage
PG2	22	O	Open drain power good indicator for Channel 2 output voltage
PGND	27	-	Power GND, used for BP5 bypass capacitor. Connect to power pad directly.
PHSET	2	I	Phase set for multiphase mode
PMBCLK	7	I	PMBus clock pin
PMBDATA	6	I/O	PMBus data pin
PWM1	28	O	PWM signal for Channel 1
PWM2	23	O	PWM signal for Channel 2
RT	40	I	Connecting a resistor from this pin to AGND sets the oscillator frequency
SMBALERT	5	O	PMBus alert pin.
SYNC	1	I	This is the synchronization pin for use with the external clock. The frequency of external SYNC signal must be 4 times of desired switching frequency during 1-, 2-, or 4- phases, and must be 3 times the desired switching frequency during 3-phase configuration.
TSNS1	31	I	External temperature sense signal input for Channel 1
TSNS2	20	I	External temperature sense signal input for Channel 2
VDD	24	I	Power input to the controller. A low ESR bypass ceramic capacitor with a value of 1- $\mu$ F or greater should be connected closely from this pin to AGND.
VSNS1	37	I	Positive terminal of voltage sense signal for Channel 1
VSNS2	14	I	Positive terminal of voltage sense signal for Channel 2

FUNCTIONAL BLOCK DIAGRAM



APPLICATION CIRCUITS




Figure 1. Dual Output Application




Figure 2. 2-Phase Application

**Table 1. Pin Configurations for Dual Output and 2-Phase Operation**

PIN NAME	DUAL OUTPUT	2-PHASE
RT	Connecting a resistor from this pin to AGND	Connecting a resistor from this pin to AGND
SYNC	Floating or connect to external clock	Floating or connect to external clock
PHSET	Floating	Floating
FB1	Inverting input to the error amplifier 1	Inverting input to the error amplifier 1
FB2	Inverting input to the error amplifier 2	Connect to BP5
COMP1	Output of the error amplifier 1	Output of the error amplifier 1, connect to COMP bus
COMP2	Output of the error amplifier 2	Connect to COMP bus
ISH1	Floating	Connect to ISH bus
ISH2	Floating	Connect to ISH bus
FLT1	Fault inductor of CH1	Connect to FLT bus
FLT2	Fault inductor of CH2	Connect to FLT bus
PG1	Power good indicator for CH1 output voltage, connect to BP5 via a pull-up resistor	Power good indicator for 2-phase output voltage, connect to BP5 via a pull-up resistor
PG2	Power good indicator for CH2 output voltage, connect to BP5 via a pull-up resistor	Floating
VSENS1	Positive terminal of Voltage Sense Signal for CH1	Positive terminal of Voltage Sense Signal for 2-phase output
GSENS1	Negative terminal of Voltage Sense Signal for CH1	Negative terminal of Voltage Sense Signal for 2-phase output
VSENS2	Positive terminal of Voltage Sense Signal for CH2	Connect to GND is recommended. Connect to the output voltage is also allowed.
GSENS2	Negative terminal of Voltage Sense Signal for CH2	Connect to GND
CNTL1	Logic level input which starts or stops CH1	Logic level input which starts or stops both channels.
CNTL2	Logic level input which starts or stops CH2	Floating
DIFFO1	Remote Sense Amplifier Output for CH1	Remote Sense Amplifier Output for 2-phase
AVSDATA	AVS data <sup>(1)</sup>	AVS data for 2-phase <sup>(1)</sup>
AVSCLK	AVS CLOCK <sup>(1)</sup>	AVS CLOCK for 2-phase <sup>(1)</sup>

- (1) If AVS mode is disabled in both channels, AVSDATA and AVSCLK pins can be either floating or connecting to GND. If AVS mode is enabled and AVS interface is used in either channel, AVSDATA and AVSCLK must to connected to AVS host. If AVS mode is enabled and AVS\_STARTUP mode is used in either channel, AVSDATA and AVSCLD must be connected to GND or a bias voltage. Please refer to MFR\_SPECIFIC\_25 for more information.




Figure 3. 3-Phase Plus 1-Phase Application



**Table 2. Pin Configurations for 3-Phase and 4-Phase Operation<sup>(1)</sup>**

DEVICE	PIN NAME	3-PHASE	4-PHASE
IC1 (Master)	RT	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2
	SYNC	Connect to SYNC bus	Connect to SYNC bus
	PHSET	Connect to PHSET bus	Connect to PHSET bus
	FB1	Inverting input to the error amplifier 1 of IC1	Inverting input to the error amplifier 1 of IC1
	FB2	Connect to BP5 of IC1	Connect to BP5 of IC1
	COMP1	Output of the error amplifier 1 of IC1, connect to COMP bus	Output of the error amplifier 1 OF IC1, Connect to COMP bus
	COMP2	Connect to COMP bus	Connect to COMP bus
	ISH1	Connect to ISH bus	Connect to ISH bus
	ISH2	Connect to ISH bus	Connect to ISH bus
	FLT1	Connect to FLT bus	Connect to FLT bus
	FLT2	Connect to FLT bus	Connect to FLT bus
	PG1	Power good indicator for 3-phase output voltage, connect to BP5 via a pull-up resistor	Power good indicator for 4-phase output voltage, connect to BP5 via a pull-up resistor
	PG2	Floating	Floating
	VSENS1	Positive terminal of Voltage Sense Signal for 3-phase output	Positive terminal of Voltage Sense Signal for 4-phase output
	GSENS1	Negative terminal of Voltage Sense Signal for 3-phase output	Negative terminal of Voltage Sense Signal for 4-phase output
	VSENS2	Connect to GND is recommended. Connect to the output voltage is also allowed.	Connect to GND is recommended. Connect to the output voltage is also allowed.
	GSENS2	Connect to GND	Connect to GND
	CNTL1	Logic level input which starts or stops 3-phase	Logic level input which starts or stops 4-phase
	CNTL2	Floating	Floating
	DIFFO1	Remote Sense Amplifier Output for 3-phase	Remote Sense Amplifier Output for 4-phase
AVSDATA	AVS data for 3-phase <sup>(2)</sup>	AVS data for 4-phase <sup>(2)</sup>	
AVSCLK	AVS CLOCK for 3-phase <sup>(2)</sup>	AVS CLOCK for 4-phase <sup>(2)</sup>	

- (1) If one channel is not used, that channel related pins need to be connected as below table shows to avoid any damage due to noise coupling.
- (2) If AVS mode is disabled in both channels, AVSDATA and AVSCLK pins can be either floating or connecting to GND. If AVS mode is enabled and AVS interface is used in either channel, AVSDATA and AVSCLK must to connected to AVS host. If AVS mode is enabled and AVS\_STARTUP mode is used in either channel, AVSDATA and AVSCLD must be connected to GND or a bias voltage. Please refer to MFR\_SPECIFIC\_25 for more information.

**Table 2. Pin Configurations for 3-Phase and 4-Phase Operation<sup>(1)</sup> (continued)**

DEVICE	PIN NAME	3-PHASE	4-PHASE
IC2 (Slave)	RT	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2	Connecting a resistor from this pin to AGND, use the same RT resistor value for IC1 and IC2
	SYNC	Connect to SYNC bus	Connect to SYNC bus
	PHSET	Connect to PHSET bus	Connect to PHSET bus
	FB1	Connect to BP5 of IC2	Connect to BP5 of IC2
	FB2	Inverting input to the error amplifier 2 of IC2	Connect to BP5 of IC2
	COMP1	Connect to COMP bus	Connect to COMP bus
	COMP2	Output of the error amplifier 2 of IC2	Connect to COMP bus
	ISH1	Connect to ISH bus	Connect to ISH bus
	ISH2	Floating	Connect to ISH bus
	FLT1	Connect to FLT bus	Connect to FLT bus
	FLT2	Fault indicator for CH2 of IC2	Connect to FLT bus
	PG1	Floating	Floating
	PG2	Power good indicator for CH2 output voltage of IC2, connect to BP5 via a pull-up resistor	Floating
	VSENS1	Connect to GND is recommended. Connection to the output voltage is also allowed.	Connect to GND is recommended. Connection to the output voltage is also allowed.
	GSENS1	Connect to GND	Connect to GND
	VSENS2	Positive terminal of Voltage Sense Signal for CH2 of IC2	Connect to GND is recommended. Connect to the output voltage is also allowed.
	GSENS2	Negative terminal of Voltage Sense Signal for CH2 of IC2	Connect to GND
	CNTL1	Connect to CNTL1 of IC1	Connect to CNTL1 of IC1
	CNTL2	Logic level input which starts or stops CH2 of IC2	Floating
	DIFFO1	Floating	Floating
AVSDATA	Can be used for CH2 of IC2. <sup>(2)</sup>	See <sup>(2)</sup>	
AVSCLK	Can be used for CH2 of IC2. <sup>(2)</sup>	See <sup>(2)</sup>	

**Table 3. Pin Configurations of Unused Channels**

PIN NAME	NON SMART-POWER MODE	SMART-POWER MODE
VSENSx	Connect to GND is recommended. Connection to the output voltage is also allowed.	Connect to GND is recommended. Connection to the output voltage is also allowed.
GSENSx	Connect to GND	Connect to GND
COMPx	Floating	Floating
FBx	Connect to GND	Connect to GND
FLTx	Floating	Floating
CSxP	Connect to GND	Connect to CSxN only
CSxN	Connect to GND	Connect to CSxP only
TSNSx	Floating	Connect to GND
ISHx	Floating	Floating
PGx	Floating	Floating
PWMx	Floating	Floating
CNTLx	Connect to GND or 3.3 V whichever turns PWM off.	Connect to GND or 3.3 V whichever turns PWM off.
DIFFO1	Floating	Floating
AVSDATA	See <sup>(1)</sup>	See <sup>(1)</sup>
AVSCLK	See <sup>(1)</sup>	See <sup>(1)</sup>

(1) If AVS mode is disabled in both channels, AVSDATA and AVSCLK pins can be either floating or connecting to GND. If AVS mode is enabled and AVS interface is used in either channel, AVSDATA and AVSCLK must be connected to AVS host. If AVS mode is enabled and AVS\_STARTUP mode is used in either channel, AVSDATA and AVSCLK must be connected to GND or a bias voltage. Please refer to MFR\_SPECIFIC\_25 for more information.

TYPICAL CHARACTERISTICS




Figure 5. Non-switching Quiescent Current vs. Junction Temperature




Figure 6. Switching Frequency vs. Junction Temperature




Figure 7. Reference Voltage vs. Junction Temperature




Figure 8. Remote Sense Amplifier Gain vs. Junction Temperature




Figure 9. Input Turn-On Voltage vs. Junction Temperature




Figure 10. Input Turn-Off Voltage vs. Junction Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 11. Overvoltage and Undervoltage Thresholds vs. Junction Temperature




Figure 12. BP5 Voltage vs. Junction Temperature




Figure 13. Timing Resistance vs. Switching Frequency

## APPLICATION INFORMATION

### General Description/Control Architecture

The TPS40425 is a PMBus synchronous buck driverless controller. It can be configured as a dual-output or single output two phase. It is also stackable up to 4 phases to support load current as high as 120 A. Interleaved phase shift for 2-, 3-, or 4-phase operation reduces the input and output ripples therefore reducing input and output capacitance.

When operating in dual-output mode, the device implements voltage mode control with input feed-forward architecture. With this architecture, the benefits are less noise sensitivity, no control instability issues for small DCR applications, and a smaller minimum controllable on-time, often desired for high conversion ratio applications. In multi-phase mode, the device implements a current-sharing loop to ensure a balance of current between phases.

The wide input voltage range supports 5-V and 12-V intermediate buses. The 0.5% reference voltage satisfies the need for precision voltage required by modern ASICs. PMBus functionality allows the TPS40425 to program margining function, reference voltage, fault limit, UVLO threshold, soft-start time and turn-on delay time and turn-off delay time. In addition, an accurate measurement system monitors the output voltages, currents and temperatures for individual channels.

### Asynchronous Pulse Injection (API)

TPS40425 implements a TI proprietary control scheme to achieve fast transient response. This scheme has the following key features:

- Voltage mode with API (asynchronous pulse injection) technology
- Fast transient response to reduce output capacitance

Figure 14 shows the control loop with API technology. The control scheme continuously senses the voltage on the COMP pin to determine a transient event that could require a sudden increase in duty-cycle. Upon detecting such an event, additional pulses are asynchronously injected in the PWM stream to quickly respond to the transient and arrest any undershoot in the output voltage.




Figure 14. API Block Diagram

## Adaptive Voltage Scaling (AVS)

AVS provides output voltage scaling. AVSBus is a 2-wire communication link that enables bi-directional communication between one ASIC and one or more slave devices for controlling voltage scaling. The two wires required for communication are AVS\_Clock and AVS\_Data. The AVSBus interface could be used exclusively once PMBus has configured the device properly. The AVS commands can select Channel 1 or Channel 2 of slave device.

AVSBus is scalable for use with multiple slave devices, and allows for independent control and monitoring of multiple rails within each slave. This scalability is achieved without sacrificing response time for simpler designs with a single slave, by means of configuration settings.

---

### NOTE

PMBus commands are required to:

- configure the device to AVS mode
  - set AVS address for the device
  - set transition slew rate of output voltage
- 

## PMBus General Description

Timing and electrical characteristics of the PMBus can be found in the PMB Power Management Protocol Specification, Part 1, revision 1.1 available at <http://PMBus.org>. The TPS40425 supports both the 100-kHz and 400-kHz bus timing requirements. The TPS40425 does not stretch pulses on the PMBus when communicating with the master device.

Communication over the TPS40425 device PMBus interface can support the packet error checking (PEC) scheme if desired. If the master supplies CLK pulses for the PEC byte, PEC is used. If the CLK pulses are not present before a STOP, the PEC is not used.

The TPS40425 supports a subset of the commands in the PMBus 1.1 specification. Most of the controller parameters can be programmed using the PMBus and stored as defaults for later use. All commands that require data input or output use the literal format. The exponent of the data words is fixed at a reasonable value for the command and altering the exponent is not supported. Direct format data input or output is not supported by the TPS40425. See the [SUPPORTED PMBus COMMANDS](#) section for specific details.

The TPS40425 also supports the SMBALERT response protocol. The SMBALERT response protocol is a mechanism by which a slave (the TPS40425) can alert the bus master that it wants to talk. The master processes this event and simultaneously accesses all slaves on the bus (that support the protocol) through the alert response address. Only the slave that caused the alert acknowledges this request. The host performs a modified receive byte operation to get the slave's address. At this point, the master can use the PMBus status commands to query the slave that caused the alert. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The TPS40425 contains non-volatile memory that is used to store configuration settings and scale factors. The settings programmed into the device are not automatically saved into this non-volatile memory though. The STORE\_USER\_ALL command must be used to commit the current settings to non-volatile memory as device defaults. The settings that are capable of being stored in non-volatile memory are noted in their detailed descriptions.

## Operation Modes

The TPS40425 can be configured as a single output, two phase, or dual output. It is also stackable up to four phases. [Table 4](#) lists the operating modes that are supported by the TPS40425.

**Table 4. Operation Modes**

OPERATION	LOCATION	CHANNEL	
Independent channel operation	Within a single device	CH1 = Master, CH2 = Master	
Two-phase operation	Within a single device	CH1 = Master, CH2 = Slave	
Three-phase operation	Between two devices	IC1	CH1 = Master, CH2 = Slave2
		IC2	CH1 = Slave1, CH2 = Independent
Four-phase operation	Between two devices	IC1	CH1 = Master, CH2 = Slave2
		IC2	CH1 = Slave1, CH2 = Slave3

### NOTE

In multi-phase operation, FB pins of slave channels must be tied to the BP5 pin of the particular device. The COMP pins of all channels in the same rail are tied together, and ISH pins are tied together, to ensure current sharing between channels. FLT pins are tied together to ensure all channels in the same rail shut down in case a fault occurs on any channel. Please refer to [Table 1](#) and [Table 2](#) for detailed information.

In 3-phase and 4-phase operation, the SYNC pins of two devices are tied together, and PHSET pins of two devices are tied together to ensure phase shift between phases.

The TPS40425 uses the remote sense amplifier of master channel to compensate for the parasitic offset to provide an accurate output voltage.

## Switching Frequency and Synchronization

A resistor from the RT pin to AGND sets the switching frequency. The RT resistor value is calculated in [Equation 1](#). The [Equation 1](#) is applied for 1-, 2-, or 4-phase operation.

$$R_{RT} = \frac{20 \times 10^9}{f_{SW}}$$

where

- $R_{RT}$  is the resistor from RT pin to AGND, in  $\Omega$
  - $f_{SW}$  is the desired switching frequency, in Hz
- (1)

When the TPS40425 is configured to 3-phase operation, use [Equation 2](#) to calculate the RT resistor value.

$$R_{RT} = \frac{26.67 \times 10^9}{f_{SW}}$$

where

- $R_{RT}$  is the resistor from RT pin to AGND, in  $\Omega$
  - $f_{SW}$  is the desired switching frequency, in Hz
- (2)

The accuracy of the set frequency is  $\pm 10\%$ . For 3-phase and 4-phase applications, the RT resistors should be identical for both the controllers. In 3-phase and 4-phase applications, the device achieves clock and phase synchronization between the two controllers by connecting the SYNC pins and PHSET pins of the master controller to the corresponding pins on the slave controller. Phase configuration indicating number of phases is set according to the PMBus manufacturer specific command MFR\_22 (E6h).

The switching frequency can be synchronized by an external clock on the SYNC pin. The frequency of the SYNC signal must be 4 times the switching frequency during 1-, 2-, or 4- phase operation, and must be 3 times the switching frequency during 3-phase operation. The SYNC signal must be a square waveform with 50% duty cycle. The high-level threshold must be above 2 V, and the low-level threshold must be below 0.8 V. The change on SYNC and PHSET setting occurs only after a power re-cycle.

## Voltage Reference

The 600-mV bandgap cell is internally connected to the non-inverting input of the error amplifier. The reference voltage is 600 mV with  $\pm 0.5\%$  between  $-40^{\circ}\text{C}$  and  $125^{\circ}\text{C}$ .

## Output Voltage and Remote Sensing Amplifier

Setting the output voltage is very similar to that of a traditional analog controller using a voltage divider from the output to the feedback (FB) pin. The output voltage must be divided to the nominal reference voltage of 600 mV. Figure 15 shows the typical connections for the controller. The voltage at the load is sensed using the unity gain differential voltage sense amplifier. This type of sensing provides better load regulation for output voltages lower than 5-V nominal (see electrical specifications for the maximum output voltage of the differential sense amplifier). For output voltages above this level, connect the output voltage directly to the junction of R1 and C1, leave DIFFO1 open and do not connect the VSNS1 pin to the output voltage. If the design includes a resistor divider before the remote sensing amplifier, the output voltage readout on PMBus is equal to the voltage between VSNS1 and GSNS1.




Figure 15. Setting the Output Voltage

$$R_2 = V_{FB} \frac{R_1}{(V_{OUT} - V_{FB})}$$

where

- $V_{FB}$  is the feedback voltage
- $V_{OUT}$  is the desired output voltage
- R1 and R2 are in the same units

(3)

### DESIGN NOTE

There is no DIFFO2 pin. In dual-output mode, VSNS2 and GSNS2 are connected to the load for channel 2 and the DIFFO2 signal is used internally for voltage monitoring. Connect the output directly to the junction of R1 and C1 for Channel 2 to set the output voltage and for feedback.

The feedback voltage can be changed  $-30\%$  to  $10\%$  from the nominal 600 mV using PMBus commands. The output voltage can vary by the same percentage.

## Current Sensing and Temperature Sensing Modes

TPS40425 can operate in two operating modes as far as the current and temperature sensing methods are concerned.

### Non Smart-Power Operation.

Current sensing is based on inductor DCR (direct current resistance) sensing or a separate current sense resistor. Temperature sensing is based on the  $\Delta V_{be}$  measurement of an external diode (x3904). This mode can be used with standard power-stages, such as the [CSD95372A](#).

If inductor DCR is used for current sensing, the TPS40425 compensates for the temperature variation of DCR value by using the temperature sensed at the external sensor for that channel. The temperature-compensated DCR value is used both for reporting inductor current over PMBus and for overcurrent fault and warning functions.

If a sense resistor is used for current sensing and the temperature variation of resistor value is very small, the temperature compensation in the TPS40425 can be disabled.

### Smart-Power Operation.

The current sensing function in the TPS40425 is based on sensed voltage reported by the smart power-stage (at 5 mV/A). No temperature compensation is needed on the controller side. Temperature sensing is based on the voltage reported by the smart power-stage (at 8 mV/°C + 400 mV offset). This mode can be used with the smart power-stage ([CSD95378B](#)). During smart-power mode operation, an internal 10-x factor is applied to the current readout, therefore the IOUT\_CAL\_GAIN must be set to 0.5 mΩ instead of 5 mΩ.

#### NOTE

Both channels of TPS40425 need to operate in the same operating mode (either non smart-power or smart-power) at all times. The factory default setting is non-smart-power mode. An operation mode change occurs only after a power re-cycle.

## Current Sensing

During non smart-power operation and while the controller uses inductor DCR for current sensing as shown in [Figure 16](#), a filter must be used to remove the large AC component of voltage across the inductor and leave only the component of the voltage that appears across the resistance of the inductor. The values of R5 and C4 for the ideal case can be found using [Equation 4](#). The time constant of the R-C filter should be equal to or greater than the time constant of the inductor. If the time constants are equal, the voltage appearing across C4 is the current in the inductor multiplied the inductor resistance. The voltage across C4 perfectly reflects the inductor ripple current in this case and there is no reason to have a shorter R-C time constant.

Extending the R-C filter time constant beyond the inductor time constant lowers the AC ripple component of voltage present at the current sense pins of the TPS40425 but allows the correct DC current information to remain intact. This extension also delays slightly the response to an overcurrent event, but reduces noise in the system leading to cleaner overcurrent performance and current reporting data over the PMBus. The extension of R-C filter time slightly affects control loop during multi-phase operation, because the current information is applied to the loop to achieve current balance between the phases.

In all cases, C4 should be placed as close to current sense pins as possible to help avoid problems with noise and a decoupling capacitor connected to the CSNx pin is suggested.

$$R_5 \times C_4 \geq \left( \frac{L}{R_{DCR}} \right)$$

where

- R5 and R<sub>DCR</sub> are in Ω
- C4 is in F (C4 is suggested to be larger than 220 nF)
- L is in H

(4)

When a sensing resistor performs the current sensing, an R-C-R filter (as shown in [Figure 17](#) is recommended to filter noise.




Figure 16. Current Sensing Using DCR




Figure 17. Current Sensing Using Sense Resistor

**NOTE**

The programming range of current sense element resistance is between 0.244 mΩ and 7.747 mΩ. The IOUT\_CAL\_GAIN command sets the value of the current sense element resistance. The maximum difference between CSP and CSN is limited to 60 mV by the current-sharing and current-limit circuit. However, under some conditions, the current-monitoring circuit has tighter limits, as follows:

- For sense element resistance between 0.244 mΩ and 0.5795 mΩ, the maximum differential voltage is 24 mV
- For sense element resistance between 0.5795 mΩ and 1.1285 mΩ, the maximum differential voltage is 40 mV
- For sense element resistance higher than 1.1285 mΩ, the maximum differential voltage is 60 mV

During smart-power operation current sense as Figure 18 shows, the design requires local bypass capacitors for the CSxN pin of the TPS40425 and the REFIN pin of the smart power stage to avoid noise problems. The recommended value of C6 is 100 nF. Refer to the datasheet of the smart power stage for a C7 value. The two current signal traces must be routed as a differential pair on quiet area.




Figure 18. Current Sensing using Smart-Power Stage

**NOTE**


During smart-power mode operation, the IOUT\_CAL\_GAIN must be set to 0.5 mΩ.

## Temperature Sensing


As shown in [Figure 19](#), the non smart-power operation is selected and  $\Delta V_{be}$  measurement of external diode (x3904) is used for temperature sensing. The external diode must be placed close to the inductor if the inductor DCR is used for current sensing, so that the current readout can be more accurate with temperature compensation. It is recommended to place a 1-nF capacitor between the TSNS pin and AGND, and another 1-nF bypass capacitor for the transistor. A separate AGND trace is recommended for the TSNS signal. Route the TSNS trace and the AGND trace as a differential pair.

For temperature sensing using a smart-power stage as shown in [Figure 20](#), the smart-power operation is selected for temperature sensing. Local bypass capacitors are recommended for the TSNS pin of the TPS40425 and the TAO pin of the smart power stage. The total capacitance of the two bypass capacitors should not exceed 1 nF. The recommended value for both C10 and C11 is 470 pF.

In all cases, the temperature sense trace must be placed in a quiet area and be as short as possible.




**Figure 19. Temperature Sensing Using External Diode**



**Figure 20. Temperature Sensing using Smart-Power Stage**

## Current Sharing

When the device operates in multi-phase mode, a current sharing loop as shown in [Figure 21](#) maintains the current balance between phases. All phases share the same comparator voltage ( $V_{COMP}$ ). The sensed current in each phase is compared first in a current share block, then to an error current and fed into COMP. The resulting error voltage is compared with the voltage ramp to generate the PWM pulse.



NOTE: All the current sharing components are integrated in the device.

**Figure 21. Current Sharing**

## Linear Regulators

The TPS40425 has two on-board linear regulators that provide suitable power for the internal circuitry of the device. These pins, BP3 and BP5 must be properly bypassed to function properly. The BP3 pin requires a minimum capacitance of 0.33  $\mu\text{F}$  connected to AGND and the BP5 pin should have approximately 1  $\mu\text{F}$  of capacitance connected to PGND. The bypass capacitors for VDD, BP5 and BP3 pins need to be placed as close to the device as possible.

## Power Sequence between TPS40425 and Power Stage

Before soft-start operation begins to generate a PWM signal, the VDD voltage for power stage must be prepared. Please refer to the power stage datasheet for VDD value. Without preparation, the TPS40425 outputs the PWM signal at maximum duty cycle, because the power stage is not working and output voltage is not regulated.

The VDD voltage for power stage needs to be above its threshold until TPS40425 is turned off.

## PWM Signal

When PWM is turned off, the PWM drivers of the TPS40425 actively drive the PWM pins to the Hi-Z voltage level and remain there for approximately 20 ns. The PWM pins are then released to allow them settle to the voltage level based on the resistor-divider network in power stage or power block. Please refer to the [\(E0h\) MFR\\_SPECIFIC\\_16 \(COMM\\_EEPROM\\_SPARE\)](#) section for more information.

## Startup and Shutdown

The start-up and shutdown function of the device is controlled by operation command, control pin or input voltage. Figure 22 shows the TPS40425 is controlled by both operation command and control pin. A turn-on delay and turn-off delay can be added via PMBus commands.

### NOTE

If the device turns off due to a turn-off delay time, any attempt to turn on the device before the turn-off delay time expires should be avoided. The device is available to be turned on only after the turn-off delay time expires and the device has been turned off.

For 3-phase and 4-phase configurations, the turn-on delay of both controllers must be programmed to the same value. The same requirement is for turn-off delay.




Figure 22. Device Controlled by Both OPERATION and CONTROL

## Pre-Biased Output Start-up

This controller supports pre-biased output start-up. When the internal soft-start DAC voltage reaches FB voltage, the high-side MOSFET gradually turns on.

During soft-start operation, when the PWM pulse width is shorter than the minimum controllable on-time ( $t_{ON}$ ) which is generally caused by the modulator and gate driver delays, pulse skipping may occur and the output might show slightly larger ripple voltage.

## PGOOD Indication

The TPS40425 monitors the voltage on FB pin to indicate whether the output voltage is in regulation or not. During the soft-start sequence, the PG pin is pulled to GND. After the soft-start time expires, the PG pin is released if the output voltage is within the PGOOD window (between PG\_Low and PG\_High). The PG pin is pulled to ground if the output voltage is below PG\_Low or above PG\_High.

The PG\_Low and PG\_High value can be set by PMBus command MFR\_SPECIFIC\_07(PCT\_VOUT\_FAULT\_PG\_LIMIT).

## Overcurrent Protection

The overcurrent protection uses a two-tier approach. Cycle-by-cycle current limit is implemented when the inductor peak current exceeds the set threshold. PMBus sets the current limit using the IOUT\_OC\_FAULT\_LIMIT and IOUT\_OC\_WARN\_LIMIT commands. After a series of three OC counts, the device turns off both high-side and low-side MOSFETs and enters hiccup mode by default. Only cycle-by-cycle current limit is applied if OC is detected during soft-start operation.

The IOUT\_OC\_FAULT\_RESPONSE PMBus command programs the response to an OC fault. The controller can be programmed to either shut down until power-cycle, CNTLx toggling, or to shut down and attempt restart after a delay of  $7 \times t_{ON\_RISE}$ . When channel 2 is configured as a slave, this command cannot be programmed. In such a case where channel 2 is a slave, the fault response setting for channel 1 is automatically applied to channel 2. For 3-phase and 4-phase configurations, both the controllers must be programmed for the appropriate fault response.

### Overvoltage/Undervoltage Protection

The TPS40425 monitors the voltage on the FB pin to provide undervoltage (UV) and overvoltage (OV) protection.

The UV protection scheme is the same as OC protection scheme. When UV fault is triggered, both the high-side and low-side MOSFETs are turned off. The IOUT\_OC\_FAULT\_RESPONSE setting determines the controller response to UV fault. For example, if the IOUT\_OC\_FAULT\_RESPONSE is set to restart the controller after OC fault, then the controller is internally also programmed to restart after a UV fault.

When an OV fault is triggered, the high-side MOSFET is turned off and the low-side MOSFET remains on to discharge the output. When the output returns to the regulation (PGOOD) window, the TPS40425 begins a hard startup. This behavior is intended to protect the output against overvoltage. The response to output voltage OV fault is not programmable.

The UV and OV fault threshold values can be set by PMBus command MFR\_SPECIFIC\_07(PCT\_VOUT\_FAULT\_PG\_LIMIT).

When operating in dual-output mode, only the FB pin of master channel is detected for output voltage UV and OV fault. Therefore all channels take action together during a fault. Output voltage related faults are not detected on any channel configured as a slave.

### Overtemperature Fault Protection

One on-chip temperature sensor monitors the circuits for external temperature sensors. The over-temperature fault and warning thresholds are programmable for the external temperature sensors. In the case of an over-temperature fault, the detecting channel turns off both high-side and low-side MOSFETs. When the detected temperature cools to less than the turn-off hysteresis level, the channel attempts a restart. More information can be found in the OT\_FAULT\_LIMIT and OT\_WARN\_LIMIT command descriptions.

If the junction temperature of the device reaches the thermal shutdown limit (160°C typical), the PWM output signals are turned off. When the junction temperature cools to the required level (140°C typical), the PWM initiates soft-start as during a normal power-up cycle.

### Input Undervoltage Lockout (UVLO)

The input UVLO turn-on and turn-off thresholds are set through PMBus using VIN\_ON and VIN\_OFF commands. These thresholds must be set for both controllers in 3-phase and 4-phase applications.

### Fault Communication

In the case of OC, VIN\_UV, VOUT\_UV, or OT fault, the FLT pin for the corresponding channel is pulled low internally. In addition, if the FLT pin of any channel is pulled low externally, that channel is shut down and both high-side and low-side MOSFETs are turned off. In 3-phase and 4-phase applications, the FLT pins of all phases of a rail must be connected together. Thus, a fault on any of the phases results in all the phases of that rail to shut down. If programmed to restart after fault, the rail restarts only after each phase on the rail has released the FLT pin.

## PMBus Functionality

### PMBus Address

The PMBus specification requires that each device connected to the PMBus have a unique address on the bus. The TPS40425 has 64 possible addresses (0 through 63 in decimal) that can be assigned by connecting resistors from the ADDR0 and ADDR1 pins to AGND. The address is set in the form of two octal (0-7) digits, one digit for each pin. ADDR1 is the high-order digit and ADDR0 is the low-order digit.

During PMBus communication, the PMBus address of TPS40425 is the concatenation of '0b'+ADDR1+ADDR0. The R/W bit of PMBus protocol is added at the end of address to make it net 8-bit wide.

The E96 series resistors suggested for each digit value are shown in [Table 5](#).

**Table 5. E96 Series Resistors**

DIGIT	RESISTANCE (kΩ)
0	8.45
1	16.2
2	25.5
3	37.4
4	54.9
5	84.5
6	133
7	200

The TPS40425 also detects values that are out of range on the ADDR0 and ADDR1 pins. If either pin is detected as having an out of range resistance connected to it, the device continues to respond to PMBus commands, but at address 127, which is outside of the possible programmed addresses. It is possible but not recommended to use the device in this condition, especially if other TPS40425 devices are present on the bus or if another device could possibly occupy the 127 address.

### PMBus Connections

The TPS40425 supports both the 100-kHz and 400-kHz bus speeds. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 on the [System Management Bus \(SMBus\) Specification V2.0](#) for the 400-kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus website, [smbus.org](http://smbus.org).

### PMBus Data Format

There are three data formats supported in PMBus form commands that require representation of a literal number as their argument (commands that set thresholds, voltages or report such). A compatible device needs to only support one of these formats. The TPS40425 supports the linear data format only for these commands. In this format, the data argument consists of two parts, a mantissa and an exponent. The number represented by this argument can be expressed as shown in [Equation 5](#).

$$\text{Value} = \text{Mantissa} \times 2^{\text{exponent}} \quad (5)$$

### PMBus Output Voltage Adjustment

The nominal output voltage of the converter can be adjusted using the VREF\_TRIM command. See the VREF\_TRIM command description for the format of this command as used in the TPS40425. The adjustment range is between –20% and 10% from the nominal output voltage. The VREF\_TRIM command is typically used to trim the final output voltage of the converter without relying on high-precision resistors being used in [Figure 15](#). The resolution of the adjustment is 2 mV for each step. The nominal output for margining and VREF\_TRIM is remains limited to between –30% and 10%. Exceeding this range is not supported.

The TPS40425 operates in three states that determine the actual output voltage:

- No output margin
- Margin high
- Margin low

**No Margin Voltage**

$$V_{FB} = VREF\_TRIM + 0.6 \quad (6)$$

**Margin High Voltage State**

$$V_{FB} = STEP\_VREF\_MARGIN\_HIGH + VREF\_TRIM + 0.6 \quad (7)$$

**Margin Low State**

$$V_{FB} = STEP\_VREF\_MARGIN\_LOW + VREF\_TRIM + 0.6$$

where

- $V_{FB}$  is the FB pin voltage
  - $VREF\_TRIM$  is the offset voltage in volts to be applied to the output voltage
  - $VREF\_MARGIN\_HIGH$  is the requested margin high voltage
  - $VREF\_MARGIN\_LOW$  is the requested margin low voltage
- (8)

**Reading the Output Current**

The average output current for the converter is readable using the `READ_IOUT` command. The results of this command support only positive or current sourced from the converter. If the converter is sinking current the result of this command is a reading of 0 A.

**Soft-Start Time**

The TPS40425 supports several soft-start times from 600  $\mu$ s to 9 ms selected by the `TON_RISE` PMBus command. See the command description for full details on the levels and implementation. When selecting the soft-start time, ensure that the charging current for the output capacitors is carefully considered. In some applications (for example, those with large amounts of output capacitance) this current can lead to problems with nuisance tripping of the overcurrent protection circuitry. To ensure that these problems do not happen, the output capacitor charging current should be included when considering where to set the overcurrent threshold. The output capacitor charging current can be found using [Equation 9](#):

$$I_{CAP} = \frac{(V_{OUT} \times C_{OUT})}{t_{SS}}$$

where

- $I_{CAP}$  is the startup charging current of the output capacitance in A
  - $V_{OUT}$  is the output voltage of the converter in V
  - $C_{OUT}$  is the total output capacitance in F
  - $t_{SS}$  is the selected soft-start time in seconds
- (9)

With the charging current calculated, the overcurrent threshold can then be calibrated to the sum of the maximum load current and the output capacitor charging current plus some margin. The amount of margin required depends on the individual application, but 25% is a suggested starting point. More or less may be required.

---

**NOTE**

For 3-phase and 4-phase configurations, the soft-start time of both controllers must be programmed to the same value.

---

## Turn-On/Turn-Off Delay and Sequencing

The TPS40425 provides many sequencing options. Using the ON\_OFF\_CONFIG command, each rail can be configured to start-up whenever the input is not in undervoltage lockout or to additionally require a signal on the CNTLx pin and/or receive an update to the OPERATION command over PMBus.

When the gating signal as specified by ON\_OFF\_CONFIG is reached for that rail, a programmable turn-on delay can be set with TON\_DELAY. The rise time can be programmed with TON\_RISE. When the specified signal(s) are set to turn the output off, a programmable turn-off delay set by TOFF\_DELAY is used before switching is inhibited. More information can be found in the PMBus command descriptions.

When the output voltage is within the PGOOD limits after the start-up period, the PGOOD pin is asserted. This can be connected to the CNTL pin of another rail in dual-output mode or on another device to control turn-on and turn-off sequencing.

## SUPPORTED PMBus COMMANDS

The TPS40425 supports the following commands from the PMBus 1.1 specification.

**Table 6. PMBus Factory Default Setting**

CODE	COMMAND NAME	WORD/BYTE	DESCRIPTION: PMBus Command	USER WRITABLE	FACTORY DEFAULT VALUE
00h	PAGE	Byte	Locates separate PMBus command lists in multiple output environments	Yes	0XXX XXX0
01h	OPERATION	Byte	Turn the unit on and off in conjunction with the input from the CONTROL pin. Set the output voltage to the upper or lower MARGIN VOLTAGES.	Yes	0X00 00XX
02h	ON_OFF_CONFIG	Byte	Configures the combination of CONTROL pin input and serial bus commands needed to turn the unit on and off. This includes how the unit responds when power is applied.	Yes	XXX1 0110
03h	CLEAR_FAULTS	Byte	Clears all fault status registers to 0x00. The "Unit is Off" bit in the status byte is not cleared when this command is issued.	Yes <sup>(1)</sup>	NONE
10h	WRITE_PROTECT	Byte	Prevents unwanted writes to the device.	Yes	000X XXXX
15h	STORE_USER_ALL	Byte	Saves the current configuration into the User Store. Note: This command writes to Non-Volatile Memory.	Yes <sup>(1)</sup>	NONE
16h	RESTORE_USER_ALL	Byte	Restores all parameters to the settings saved in the User Store.	Yes <sup>(1)</sup>	NONE
19h	CAPABILITY	Byte	PEC,SPD,ALRT	No	1011 0000
20h	VOUT_MODE	Byte	Read-Only Mode Indicator. The data format is linear with an exponent of -9	No	0001 0111
35h	VIN_ON	Word	Sets the value of the input voltage at which the unit should start power conversion	Yes	1111 0000 0001 0001
36h	VIN_OFF	Word	Sets the value of the input voltage at which the unit should stop power conversion.	Yes	1111 0000 0001 0000
38h	IOUT_CAL_GAIN	Word	Sets the ratio of the voltage at the current sense pins to the sensed current.	Yes	1000 0000 0010 0001
39h	IOUT_CAL_OFFSET	Word	Nulls any offsets in the output current sensing circuit.	Yes	1110 0000 0000 0000
46h	IOUT_OC_FAULT_LIMIT	Word	Sets the value of the output current, in amperes, that causes the overcurrent detector to indicate an overcurrent fault condition.	Yes	1111 1000 0011 1100
47h	IOUT_OC_FAULT_RESPONSE	Byte	Instructs the device on what action to take in response to an output overcurrent fault.	Yes	0011 1111
4Ah	IOUT_OC_WARN_LIMIT	Word	Sets the value of the output current that casues an output overcurrent warning.	Yes	1111 1000 0011 0110
4Fh	OT_FAULT_LIMIT	Word	Overtemperature Fault Threshold	Yes	0000 0000 0111 1101
51h	OT_WARN_LIMIT	Word	Overtemperature Warning Threshold	Yes	0000 0000 0110 0100
61h	TON_RISE	Word	Target Soft Start Rise Time	Yes	1110 0000 0010 1011
78h	STATUS_BYTE	Byte	Single byte status indicator	No	0x00 0000

(1) No data bytes are sent, only the command code is sent.

**Table 6. PMBus Factory Default Setting (continued)**

CODE	COMMAND NAME	WORD/BYTE	DESCRIPTION: PMBus Command	USER WRITABLE	FACTORY DEFAULT VALUE
79h	STATUS_WORD	Word	Full 2-byte status indicator	No	0000 0000 0x00 0000
7Ah	STATUS_VOUT	Byte	Output Voltage Fault Status Detail	No	0000 0000
7Bh	STATUS_IOUT	Byte	Output Current Fault Status Detail	No	0000 0000
7Dh	STATUS_TEMPERATURE	Byte	Temperature Fault Status Detail	No	0000 0000
7Eh	STATUS_CML	Byte	Communication, Memory, and Logic Fault Status Detail	No	0000 0000
80h	STATUS_MFR_SPECIFIC	Byte	Manufacturer Specific Fault Status Detail.	No	0000 0000
8Bh	READ_VOUT	Word	Read output voltage	No	0000 0000 0000 0000
8Ch	READ_IOUT	Word	Read output current	No	1110 0000 0000 0000
8Eh	READ_TEMPERATURE_2	Word	Read off-chip temp sensor	No	1111 0000 0110 0100
98h	PMBUS_REVISION	Byte	PMBus Revision Information	No	0001 0001
D0h	MFR_SPECIFIC_00	Word	User scratch pad	Yes	0000 0000 0000 0000
D4h	MFR_SPECIFIC_04	Word	VREF_TRIM	Yes	0000 0000 0000 0000
D5h	MFR_SPECIFIC_05	Word	STEP_VREF_MARGIN_HIGH	Yes	0000 0000 0001 1110
D6h	MFR_SPECIFIC_06	Word	STEP_VREF_MARGIN_LOW	Yes	1111 1111 1110 0010
D7h	MFR_SPECIFIC_07	Byte	PCT_VOUT_FAULT_PG_LIMIT	Yes	XXXX XX00
D8h	MFR_SPECIFIC_08	Byte	SWQUENCE_TON_TOFF_DELAY	Yes	000X 000X
E0h	MFR_SPECIFIC_16	Word	COMM_EEPROM_SPARE	Yes	0011 xxxx xxxx xxxx
E5h	MFR_SPECIFIC_21	Word	IC options	Yes	0111 1100 0000 0000
E6h	MFR_SPECIFIC_22	Word	PWM_OSC_SELECT	Yes	0000 0000 0000 0000
E7h	MFR_SPECIFIC_23	Word	Paged and Common MASK_SMBALERT	Yes	0000 0000 0000 0000
E9h	MFR_SPECIFIC_25	Word	AVS_CONFIG	Yes	0000 0000 0000 0010
EAh	MFR_SPECIFIC_26	Word	AVS_ADDRESS	Yes	0000 0000 0000 0101
EBh	MFR_SPECIFIC_27	Word	AVS_DAC_DEFAULT	Yes	0000 0001 1111 0100
ECh	MFR_SPECIFIC_28	Word	AVS_CLAMP_HI	Yes	0000 0010 1110 1110
EDh	MFR_SPECIFIC_29	Word	AVS_CLAMP_LO	Yes	0000 0000 1111 1010
EFh	MFR_SPECIFIC_30	Word	Temperature Offset	Yes	1111 1000 0000 0000
F0h	MFR_SPECIFIC_32	Word	API options	Yes	0000 0000 0000 0000
FCh	MFR_SPECIFIC_44	Word	Device Code, Unique Code to ID part number	No	0000 0000 1100 0011

**PAGE (00h)**

<b>Format</b>	Unsigned binary integer
<b>Description</b>	The PAGE command provides the ability to configure, control, and monitor through only one physical address both channels (outputs) of TPS40425.
<b>Default</b>	0XXX XXX0 (binary)

PAGE							
r/w	r	r	r	r	r	r	r/w
7	6	5	4	3	2	1	0
PA	X	X	X	X	X	X	P0

Bits	Field Name	Description
7, 0	PA, P0	00: (Default) All commands address the first channel 01: All commands address the second channel 10: Illegal input - ignore this write, take no action 11: All commands address both channels If PAGE = 11, any then read commands point to PAGE0 always.
6:1	X	X indicates writes are ignored and reads are 0. Any values written to read-only registers are ignored.

**OPERATION (01h)**

<b>Format</b>	N/A
<b>Description</b>	The OPERATION command is used to turn the device output on or off in conjunction with the input from the CNTLx pin (where x = 1 for channel 1 and x = 2 for channel 2). It is also used to set the output voltage to the upper or lower MARGIN levels. OPERATION is a paged register. In order to access OPERATION register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access OPERATION register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11. If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.
<b>Default</b>	0X0000XX (binary)

PAGE0, PAGE1								
r/w	r	r/w	r/w	r/w	r/w	r	r	
7	6	5	4	3	2	1	0	
On	0	Margin					X	X

Bits	Field Name	Description
7	On	(Format: binary) The On bit is used to enable to IC via PMBus. The necessary condition for this bit to be effective is that the cmd bit in the ON_OFF CONFIG register is set high. However, the cmd bit being high is not a sufficient condition to enable the IC via the On bit, as specified below: 0: (Default) The device output is not enabled via PMBus. 1: The device output is enabled if: a. The supply voltage VIN is greater than the VIN_UVLO threshold, the cmd bit is high, and b. The bit cpr in the ON_OFF CONFIG register is low, or c. The bit cpr is high and the CNTL_EN pin is enabled (high or low).
6	0	X: Default
5:2	Margin	(Format: binary) If Margin Low is enabled, load the value from the STEP_VREF_MARGIN_LOW command. If Margin High is enabled, load the value from the STEP_VREF_MARGIN_HIGH command. (See PMBus spec for more information) 00XX: (Default) Margin Off 0101: Margin Low (Ignore Fault) 0110: Margin Low (Act On Fault) 1001: Margin High (Ignore Fault) 1010: Margin High (Act On Fault) Note: Any values written to read-only registers are ignored.

Bits	Field Name	Description
1:0	X	XX: Default X indicates writes are ignored and reads are 0. Any values written to read-only registers are ignored.

**ON\_OFF\_CONFIG (02h)**

<b>Format</b>	N/A
<b>Description</b>	<p>The ON_OFF_CONFIG command configures the combination of CONTROL pin input and serial bus commands needed to turn the unit on and off.</p> <p>ON_OFF_CONFIG is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p> <p>However, note that page 0 (channel 1) fault status bits (and associated smbalert state) should be capable of being cleared by toggling CNTL1 pin even if channel 1 is a slave. If channel 2 is a slave, then CNTL2 pin is disabled but toggling the CNTL1 pin should also clear page 1 (channel 2) fault status bits and related smbalert state. (The is recommendation is to tie together CNTL1 pins of both TPS40425 ICs in a multiphase configuration).</p>
<b>Default</b>	<p>XXX10110 (binary)</p> <p>The default power-up state can be changed using the STORE_USER_ALL command.</p>

PAGE0, PAGE1							
			r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r
7	6	5	4	3	2	1	0
X	X	X	pu	cmd	cpr	pol	cpa

Bits	Field Name	Description
7:5	X	X indicates writes are ignored and reads are 0.
4	pu	<p>(Format: binary)</p> <p>Sets the default to either operate any time power is present or for the on/off to be controlled by CONTROL pin and/or PMBus commands. This bit is used in conjunction with the 'cp', 'cmd', and 'on' bits to determine start up.</p> <p>0: Device powers up any time power is present regardless of state of the CONTROL pin.</p> <p>1: (Default) Device does not power up until commanded by the CNTL_EN pin and/or OPERATION command as programmed in bits [3:0] of the ON_OFF_CONFIG register.</p>
3	cmd	<p>(Format: binary)</p> <p>The cmd bit controls how the device responds to commands received via the serial PMBus. This bit is used in conjunction with the 'cpr', 'pu', and 'on' bits to determine start up.</p> <p>0: (Default) Device ignores the on bit in the OPERATION command.</p> <p>1: Device responds to the on bit in the OPERATION command, as explained above.</p>
2	cpr	<p>(Format: binary)</p> <p>Set the CNTL_EN pin response. This bit is used in conjunction with the 'cmd', 'pu', and 'on' bits to determine start up. The cpr bit being high is a necessary but not sufficient condition to enable the IC via the CNTL_EN pin:</p> <p>0: Device ignores the CNTL_EN pin, i.e., on/off is controlled only by the OPERATION command</p> <p>1: (Default) The device output is enabled if:</p> <ol style="list-style-type: none"> <li>The supply voltage VIN is greater than the VIN_UVLO threshold, and the CNTL_EN pin is active (high or low), and</li> <li>The bit cmd in the ON_OFF CONFIG register is low, or</li> <li>The bit cmd is high and the bit on in the OPERATION register is high.</li> </ol>
1	pol	<p>(Format: binary)</p> <p>Polarity of the CONTROL pin</p> <p>1: (Default) CONTROL pin is Active High (CNTL_ACTIV_HI = 1)</p> <p>0: CONTROL pin is Active Low (CNTL_ACTIV_HI = 0)</p> <p>To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect.</p>
0	cpa	<p>(Format: binary)</p> <p>Sets CONTROL pin action when commanding the unit to turn off.</p> <p>0: (Default) Use the programmed turn-off delay.</p> <p>Note: Any values written to read-only registers are ignored on write and returns a '0' when read.</p>

## CLEAR\_FAULTS (03h)

<b>Format</b>	N/A	
<b>Description</b>	<p>CLEAR_FAULTS is a paged command. In order to issue this command for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to issue this command for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>The CLEAR_FAULTS command is used to clear any fault bits that have been set. This command simultaneously clears all bits in all status registers in the selected PAGE. At the same time, the device negates (clears, releases) its SMB_ALERT signal output if the device is asserting the SMB_ALERT signal.</p> <p>The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, the fault bit shall immediately be set again and the host notified by the usual means.</p>	
<b>Bits</b>	<b>Field Name</b>	<b>Description</b>
7:0		No data bytes are sent, only the command code is sent.

## WRITE\_PROTECT (10h)

<b>Format</b>	N/A	
<b>Description</b>	<p>The WRITE_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate or malicious changes to a device's configuration or operation. All supported commands may have their parameters read, regardless of the WRITE_PROTECT settings.</p> <p>Note: Valid setting of WRITE_PROTECT[7:5] bits disables the RESTORE_USER_ALL command's ability to restore EEPROM data to protected PMBus Control/Status Registers (CSRs). However, an EEPROM (via the RESTORE_USER_ALL execution) restores the data to any CSRs left unprotected (either by a valid WRITE_PROTECT[7:5] setting, or by any invalid setting of these bits). No WRITE_PROTECT[7:5] bit setting affects the Reset-Restore operation. All CSRs having EEPROM support get updated. Likewise, STORE_USER_ALL command operation remains unaffected.</p>	
<b>Default</b>	<p>000XXXXX (binary) The default power-up state can be changed using the STORE_USER_ALL command.</p>	

r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>					
7	6	5	4	3	2	1	0
bit7	bit6	bit5	X	X	X	X	X

Bits	Field Name	Description
7	bit7	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT command. (bit5 and bit6 must be 0 to be valid data)
6	bit6	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT, OPERATION, and PAGE commands. (bit5 and bit7 must be 0 to be valid data)
5	bit5	(Format: binary) 0: (Default) See table below. 1: Disable all writes except for the WRITE_PROTECT, OPERATION, PAGE, and ON_OFF_CONFIG commands. (bit6 and bit7 must be 0 to be valid data)
4:0	X	X indicates writes are ignored and reads are 0. Note: Any values written to read-only registers are ignored.

Invalid data written to WRITE\_PROTECT[7:5] causes the 'cml' bit in the STATUS\_BYTE and the 'ivd' bit in the STATUS\_CML registers to be set. INVALID DATA ALSO RESULTS IN NO WRITE PROTECTION (WRITE\_PROTECT = 00h)!

Data Byte Value	Action
1000 0000	Disables all WRITES except to the WRITE_PROTECT command.
0100 0000	Disables all WRITES except to the WRITE_PROTECT, OPERATION, and PAGE commands.
0010 0000	Disables all WRITES except to the WRITE_PROTECT, OPERATION, PAGE, and ON_OFF_CONFIG commands.

---

**STORE\_USER\_ALL (15h)**


---

<b>Format</b>	N/A
<b>Description</b>	Store all of the current storable register settings in the EEPROM memory as the new defaults on power up. It is permitted to use the STORE_USER_ALL command while the device is operating. However, the device may be unresponsive during the write operation with unpredictable memory storage results. It is recommended to turn the device output off before issuing this command. EEPROM programming faults set the 'cml' bit in the STATUS_BYTE and the 'oth' bit in the STATUS_CML registers.

---

**RESTORE\_USER\_ALL (16h)**


---

<b>Format</b>	N/A
<b>Description</b>	Write EEPROM data to those CSRs which: (1) have EEPROM support, and; (2) are unprotected according to current setting of the WRITE_PROTECT[7:5] bits. It is permitted to use the RESTORE_USER_ALL command while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable, undesirable or even catastrophic results. It is recommended to turn the device output off before issuing this command.

---

<b>Bits</b>	<b>Field Name</b>	<b>Description</b>
7:0		No data bytes are sent, only the command code is sent.

---

**CAPABILITY (19h)**

<b>Format</b>	N/A
<b>Description</b>	This command provides a way for a host system to determine some key capabilities of this PMBus device.
<b>Default</b>	10110000 (binary)

r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0
PEC	SPD		ALRT	Reserved			

Bits	Field Name	Description
7	PEC	(Format: binary) Packet Error Checking is supported. 1: Default Note: Any values written to read-only registers are ignored.
6:5	SPD	(Format: binary) Maximum supported bus speed is 400 kHz. 01: Default Note: Any values written to read-only registers are ignored.
4	ALRT	(Format: binary) This device does have a $\overline{\text{SMB\_ALERT}}$ pin and does support the SMBus Alert Response Protocol. 1: Default Note: Any values written to read-only registers are ignored.
3:0	Reserved	Reserved bits. 0000: Default

**VOUT\_MODE (20h)**

<b>Format</b>	N/A
<b>Description</b>	The PMBus spec dictates that the data word for the VOUT_MODE command is one byte that consists of a 3-bit Mode and 5-bit parameter, as shown below. If a host sends a VOUT_MODE command for a write to TPS40425, the device rejects the VOUT_MODE command, declare a communication fault for invalid data and respond as described in PMBus specification II section 10.2.2. The TPS40425 device uses a 10-bit DAC for regulating the output voltage in both the PMBus and AVS modes of operation. The DAC step size is 2 mV in both modes.
<b>Default</b>	00010111 (binary)

r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0
Mode				Exponent			

Bits	Field Name	Description
7:5	Mode	(Format: binary) 000: (Default) Linear Format
4:0	Exponent	(Format: two's complement binary) 10111: (Default) Exponent value = $-9$ (equivalent of 1.95 mV/count) Note: Any values written to read-only registers are ignored.

### VIN\_ON (35h)

The VIN\_ON command sets the value of the input voltage at which the unit should start power conversion assuming all other conditions are met.

Values written within the supported VIN range are mapped to the nearest supported increment.

The supported VIN\_ON values are:

4.25 (default)	4.5	4.75	5	5.25	5.5	5.75
6	6.25	6.5	6.75	7	7.25	7.5
7.75	8	8.25	8.5	8.75	9	9.25
9.5	10	10.5	11	11.5	12	12.5
13	14	15	16			

<b>Format</b>	Linear
<b>Description</b>	Attempts to write values outside of the acceptable range are treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. Additionally, the value of VIN_ON remains unchanged. Maintaining values within “acceptable range” also indicates that writes to VIN_ON should not attempt to set its value less than that of VIN_OFF.
<b>Default</b>	The default setting results in a real VIN_ON of 4.25 V The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent								Mantissa							

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) –2 (dec) (equivalent LSB = 0.25 V) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Default: 000 0001 0001 (bin) 17 (dec) (equivalent VIN_ON voltage = 4.25 V) Minimum: 000 0001 0001 (bin) 17 (dec) (equivalent VIN_ON voltage = 4.25 V) Maximum: 000 0100 0000 (bin) 64 (dec) (equivalent VIN_ON voltage = 16 V) Note: Any values written to read-only registers are ignored.

### VIN\_OFF (36h)

The VIN\_OFF command sets the value of the input voltage at which the unit should stop power conversion.

Values written within the supported VIN range are mapped to the nearest supported increment.

The supported VIN\_ON values are:

4 (default)	4.25	4.5	4.75	5	5.25	5.5
5.75	6	6.25	6.5	6.75	7	7.25
7.5	7.75	8	8.25	8.5	8.75	9
9.25	9.75	10.25	10.75	11.25	11.75	12.25
12.75	13.75	14.75	15.75			

<b>Format</b>	Linear
<b>Description</b>	Attempts to write values outside of the acceptable range are treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. Additionally, the value of VIN_OFF remains unchanged. Maintaining values within “acceptable range” also indicates that writes to VIN_OFF should not attempt to set its value equal to or higher than that of VIN_ON.
<b>Default</b>	The default setting results in a real VIN_OFF of 4 V The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent								Mantissa							
Bits	Field Name	Description													
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) –2 (dec) These default settings are not programmable. Note: Any values written to read-only registers are ignored.													
2:0 7:0	Mantissa	(Format: two's complement) This is the linear format Mantissa. Default: 000 0001 0000 (bin) 16 (dec) (equivalent VIN_OFF voltage = 4 V) Minimum: 000 0001 0000 (bin) 16 (dec) (equivalent VIN_OFF voltage = 4 V) Maximum: 000 0011 1111 (bin) 63 (dec) (equivalent VIN_OFF voltage = 15.75 V) Note: Any values written to read-only registers are ignored.													

### IOUT\_CAL\_GAIN (38h)

<b>Format</b>	Linear
<b>Description</b>	<p>The IOUT_CAL_GAIN is the ratio of the voltage at the current sense element to the sensed current. The units are ohms. The effective current sense element is the DCR of the inductor. The default setting is 0.5 mΩ. The resolution is 15.26 μΩ. The range is 0.244 to 7.747 mΩ.</p> <p>When TPS40425 operates with TI power stage CSD95378B the IOUT_CAL_GAIN needs to be set to 0.5 mΩ for correct current readout.</p> <p>With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE 0 value is used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).</p> <p>An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p> <p>IOUT_CAL_GAIN is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE[7],[0] must be set to 00. In order to access this register for channel 2 of TPS40425 controller, PAGE[7],[0] must be set to 01. For simultaneous access of channels 1 and 2, PAGE[7],[0] command must be set to 11</p>
<b>Default</b>	The default setting results in a real IOUT_CAL_GAIN of 0.5035 mΩ. The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1															
r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent								Mantissa							
Bits	Field Name	Description													
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 10000 (bin) –16 (dec) (15.26 μΩ) These default settings are not programmable. Note: Any values written to read-only registers are ignored.													
2:0 7:0	Mantissa	(Format: two's complement) This is the linear format Mantissa. Default: 000 0010 0001 (bin) 32 (dec) (32 × 15.26 μΩ = 0.5035 mΩ) Minimum 016 (dec) = 16 × 15.26 μΩ = 0.244 mΩ Maximum 508 (dec) = 508 × 15.26 μΩ = 7.747 mΩ Note: Any values written to read-only registers are ignored.													

### IOUT\_CAL\_OFFSET (39h)

<b>Format</b>	Linear
<b>Description</b>	<p>The IOUT_CAL_OFFSET is used to compensate for offset errors in the READ_IOUT command, the IOUT_OC_FAULT_LIMIT command and the IOUT_OC_WARN_LIMIT command. The units are amps. The default setting is 0 A. The resolution is 62.5 mA. The range is 3.9375 A to -4 A. Values outside the valid range are not checked and become aliased into the valid range. For example, 1110 0100 0000 0001 has an expected value of -63.9375 A but results in 1110 0111 1111 0001 which is -3.9375 A. This change occurs because the read-only bits are fixed. The exponent is always -4 and the 5 ms bits of the mantissa are always equal to the sign bit. IOUT_CAL_OFFSET is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE[7],[0] must be set to 00. In order to access this register for channel 2 of TPS40425 controller, PAGE[7],[0] must be set to 01. For simultaneous access of channels 1 and 2, PAGE[7],[0] command must be set to 11. With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (i.e. the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value are used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware). An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1 <sup>(1)</sup>															
r	r	r	r	r	r/w <sup>E</sup>	r*	r*	r*	r*	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent					Mantissa										

(1) r\* bits change for sign extension but are not otherwise programmable

Bits	Field Name	Description
7:3	Exponent	<p>(Format: two's complement)                      This is the exponent for the linear format.                      Default: 11100 (bin) -4 (dec) (lsb = 62.5 mA)                      These default settings are not programmable.                      Note: Any values written to read-only registers are ignored.</p>
2:0 7:0	Mantissa	<p>(Format: two's complement)                      This is the linear format Mantissa.                      Default: 0 (bin) 0 (dec)                      Bits 1:0, and 7:6 changes for sign extension but are not otherwise programmable                      Note: Any values written to read-only registers are ignored.</p>

### IOUT\_OC\_FAULT\_LIMIT (46h)

<b>Format</b>	Literal
<b>Description</b>	<p>The IOUT_OC_FAULT_LIMIT command sets the value of the output current, in amperes, that causes the over-current detector to indicate an over-current fault condition. The IOUT_OC_FAULT_LIMIT should always be set to equal to or greater than the IOUT_OC_WARN_LIMIT. Writing a value to IOUT_OC_FAULT_LIMIT less than IOUT_OC_WARN_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT. IOUT_OC_FAULT_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11. With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware). An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	<p>1111 1000 0011 1100 (binary)                      The default setting results in a real IOUT_OC_FAULT_LIMIT of 30 A.                      The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent								Mantissa							
Bits	Field Name	Description													
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11111 (bin) -1 (dec) (0.5 A) These default settings are not programmable. Note: Any values written to read-only registers are ignored.													
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 0011 1100 (bin) 60 (dec) (equivalent analog OC = 30 A) Minimum: 000 0000 0110 (bin) 6 (dec) (equivalent analog OC = 3 A) Maximum: 000 0110 0100 (bin) 100 (dec) (equivalent analog OC = 50 A). Note: Any values written to read-only registers are ignored.													

### IOUT\_OC\_FAULT\_RESPONSE (47h)

<b>Format</b>	Unsigned binary
<b>Description</b>	<p>The IOUT_OC_FAULT_RESPONSE command instructs the device on what action to take in response to an IOUT_OC_FAULT_LIMIT or a VOUT under-voltage (UV) fault. The device also:</p> <ul style="list-style-type: none"> <li>• Sets the IOUT_OC bit in the STATUS_BYTE</li> <li>• Sets the IOUT bit in the STATUS_WORD</li> <li>• Sets the IOUT overcurrent fault bit in the STATUS_IOUT register</li> <li>• Asserts SMB_ALERT, and notifies the host as described in section 10.2.2 of the PMBus Specification.</li> </ul> <p>Bits [2:0] are hard-wired to 0x7 (3'b111) to indicate the 7 × Soft-start time delay units in response to an over current or V<sub>out</sub> undervoltage fault.</p> <p>IOUT_OC_FAULT_RESPONSE is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).</p> <p>An attempt to write a PAGE 1 (channel 2) SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	00111111 (binary) The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1							
r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r	r	r
7	6	5	4	3	2	1	0
0	0	RS[2]	RS[1]	RS[0]	1	1	1
Bits	Field Name	Description					
7:6	0	Default: XX (X indicates writes are ignored and reads are 0) Note: Any values written to read-only registers are ignored.					
5:3	RS[2:0]	(Format: binary) Output over current retry setting 000: A zero value for the Retry Setting indicates that the unit does not attempt to restart. The output remains disabled until the fault is cleared (See section 10.7 of the PMBus spec.) 111: (Default) A one value for the Retry Setting indicates that the unit goes through a normal startup (Wait → SoftStart) continuously, without limitation, until it is commanded off or bias power is removed or another fault condition causes the unit to shutdown. Any value other than 000 or 111 is not accepted, such and attempt causes the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register to be set, and SMB_ALERT to be asserted.					
2:0	1	Default: xxx (x indicates writes are ignored and reads are 1) Note: Any values written to read-only registers are ignored.					

### IOUT\_OC\_WARN\_LIMIT (4Ah)

<b>Format</b>	Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)
<b>Description</b>	<p>The IOUT_OC_WARN_LIMIT command sets the value of the output current, in amperes, that causes the over-current detector to indicate an over-current warning condition by setting the OCW in bit-5 of the STATUS_IOUT register.</p> <ul style="list-style-type: none"> <li>• Sets the OTHER bit in the STATUS_BYTE</li> <li>• Sets the OCW bit in the STATUS_WORD and</li> <li>• Notifies the host (Asserts SMB_ALERT)</li> </ul> <p>IOUT_OC_WARN_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).</p> <p>An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p> <p>The IOUT_OC_WARN_LIMIT should always be set to less than or equal to the IOUT_OC_FAULT_LIMIT. Writing a value to IOUT_OC_WARN_LIMIT greater than IOUT_OC_FAULT_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.</p>
<b>Default</b>	<p>1111 1000 0011 0110 (binary)</p> <p>The default setting results in a real IOUT_OC_WARN_LIMIT of 27 A.</p> <p>The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent								Mantissa							

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11111 (bin) –1 (dec) (0.5 A) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Output over current retry setting Default: 000 0011 0110 (bin) 54 (dec) (analog OC Warning = 27 A) Minimum: 000 0000 0100 (bin) 4 (dec) (equivalent analog OC = 2 A) Maximum: 000 0110 0010 (bin) 98 (dec) (equivalent analog OC = 49 A) Note: Any values written to read-only registers are ignored.

**OT\_FAULT\_LIMIT (4Fh)**

<b>Format</b>	Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)
<b>Description</b>	<p>The OT_FAULT_LIMIT command sets the value of the temperature limit, in degrees Celsius, that causes an over-temperature fault condition when the sensed temperature from the external sensor exceeds this limit. Upon triggering the over-temperature fault, the following actions are taken:</p> <ul style="list-style-type: none"> <li>• Set the TEMPERATURE bit in the STATUS_BYTE</li> <li>• Set the Over-temperature bit in the STATUS_TEMPERATURE and</li> <li>• Notify the host (Asserts SMB_ALERT)</li> <li>• Generate internal signal/s CHx_TSD that eventually shut down the gate drivers.</li> </ul> <p>OT_FAULT_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).</p> <p>An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p> <p>The OT_FAULT_LIMIT must always be greater than the OT_WARN_LIMIT. Writing a value to OT_FAULT_LIMIT less than or equal to OT_WARN_LIMIT causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.</p>
<b>Default</b>	<p>0000 0000 0111 1101 (binary)</p> <p>The default setting results in a real OT_FAULT_LIMIT of 125°C.</p> <p>The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent								Mantissa							

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 00000 (bin) 0 (dec) (represents mantissa with steps of 1°C) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Default: 000 0111 1101 (bin) 125 (dec) (125°C) Minimum: 000 0111 1000 (bin) 120 (dec) (120°C) Maximum: 000 1010 0101 (bin) 165 (dec) (165°C) Note: Any values written to read-only registers are ignored.

**Table 7. OT\_FAULT THRESHOLD Settings**

TEMPERATURE (°C) <sup>(1)</sup>	OT_FAULT_THRESHOLD (°C BIN)	TEMPERATURE (°C)	OT_FAULT RESET THRESHOLD (°C BIN)
120	01111000	100	01100100
125	01111101	105	01101001
130	10000010	110	01101110
135	10000111	115	01110011
140	10001100	120	01111000
145	10010001	125	01111101
150	10010110	130	10000010
155	10011011	135	10000111
160	10100000	140	10001100
165	10100101	145	10010001

(1) Lists only multiples of 5°C; but, the actual LSB is 1°C.

### OT\_WARN\_LIMIT (51h)

<b>Format</b>	Literal (5-bit two's complement exponent, 11-bit two's complement mantissa)
<b>Description</b>	<p>The OT_WARN_LIMIT command sets the value of the temperature, in degrees Celcius, which causes an over-temperature warning condition.</p> <ul style="list-style-type: none"> <li>• Sets the TEMPERATURE bit in the STATUS_BYTE</li> <li>• Sets the Over-temperature Warning bit in the STATUS_TEMPERATURE and</li> <li>• Notifies the host (Asserts SMB_ALERT)</li> </ul> <p>OT_WARN_LIMIT is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>With regards to multi-phase operation: PAGE 0 can always be written to. PAGE 1 can be written only if it is a master (in effect, you can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).</p> <p>An attempt to write a PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p> <p>The OT_WARN_LIMIT should always be set to less than the OT_FAULT_LIMIT. Writing a value to OT_WARN_LIMIT greater than OT_FAULT_LIMIT causes the device to set the 'cmf' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers and assert SMB_ALERT.</p>
<b>Default</b>	<p>0000 0000 0110 0100 (binary)</p> <p>The default setting results in a real OT_WARN_LIMIT of 100°C.</p> <p>The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent							Mantissa								

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 00000 (bin) 0 (dec) (1°C) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Default: 000 0110 0100 (bin) 100 (dec) (100°C) Minimum: 000 0110 0100 (bin) 100 (dec) (100°C) Maximum: 000 1000 1100 (bin) 140 (dec) (140°C) Note: Any values written to read-only registers are ignored.

**Table 8. OT\_WARN\_LIMIT Settings**

TEMPERATURE (°C) <sup>(1)</sup>	OT_WARN_LIMIT THRESHOLD (°C BIN)	TEMPERATURE (°C)	OT_WARN RESET THRESHOLD (°C BIN)
100	01100100	80	1010000
105	01101001	85	1010101
110	01101110	90	1011010
115	01110011	95	1011111
120	01111000	100	1100100
125	01111101	105	1101001
130	10000010	110	1101110
135	10000111	115	1110011
140	10001100	120	1111000

(1) Lists only multiples of 5°C; but, the actual LSB is 1°C.

**TON\_RISE (61h)**

<b>Format</b>	Linear
<b>Description</b>	<p>The TON_RISE command sets the time in ms, from when the reference VREF starts to rise until it reaches the end value. It also determines the rate of transition of the reference VREF (either due to VREF_TRIM or STEP_VREF_MARGIN_HIGH/ STEP_VREF_MARGIN_LOW commands), when this transition is executed during the soft-start state. Values written within the supported range of TON_RISE are mapped to the nearest supported increment.</p> <p>TON_RISE is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>With regards to multi-phase operation: The user can always write to PAGE 0 (channel 1). PAGE 1 (channel 2) can be written only if it is a master (in effect, the user can not write PAGE 1 if it is configured as a slave). In this case where PAGE 1 is a slave, the PAGE0 value is used for PAGE1/Channel 2. Additionally, for 3-phase or 4-phase mode, the second IC PAGE 0 slave must be programmed by the user to have the same limit value as the master in IC 1 (in effect, the burden is on the user and can not be enforced by the hardware).</p> <p>An attempt to write a PAGE 1 (channel 2) SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	<p>The default setting results in TON_RISE of 2.7ms</p> <p>The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent								Mantissa							
<b>Bits</b>	<b>Field Name</b>	<b>Description</b>													
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11100 (bin) -4 (dec) (62.5 μs) These default settings are not programmable. Note: Any values written to read-only registers are ignored.													
2:0 7:0	Mantissa	(Format: two's complement) This is the Mantissa for the linear format. Default: 000 0010 1011 (bin) 43 (dec) (equivalent to 2.688 ms) Minimum: Any value equal or less than 12 dec is equivalent to the min 600 μs Maximum: Any value greater than 120 dec is equivalent to 9 ms Note: Any values written to read-only registers are ignored.													

Allowable values for TON\_RISE are shown in [Table 9](#).

**Table 9. Allowable TON\_RISE Values**

TON_RISE TIME (ms)	MANTISSA (BINARY)
0.6	000 0000 1010
0.9	000 0000 1110
1.2	000 0001 0011
1.8	000 0001 1101
2.7	000 0010 1011
4.2	000 0100 0011
6	000 0110 0000
9	000 1001 0000

**STATUS\_BYTE (78h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The STATUS_BYTE command returns one byte of information with a summary of the most critical faults. STATUS_BYTE is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11. If configured as a master, each channel indicates faults on its own channel. However, if configured as a slave, the output voltage faults – OVF, UVF, PGOOD are only be set for that slave's master (which may be in the other IC for 3-ph and 4-ph systems) while these faults for the slave are set to 0. Flags related to IOUT and TEMPERATURE (OCF, OCW, OTF, OTW) are set on PAGE 0 for channel 1 and PAGE 1 for channel 2, in all modes. The STATUS_BYTE also reports communication faults in the Other Faults bit.
<b>Default</b>	0x000000 (binary)

PAGE0, PAGE1							
7	6	5	4	3	2	1	0
0	OFF	OVF	OCF	VIN_UV	OTFW	cml	oth

Bits	Field Name	Description
7	0	Default: 0
6	OFF	(Format: binary) Output is OFF This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled. 0: Unit is on 1: Unit is off
5	OVF	(= VOUT_OV in PMBus Specification) (Format: binary) Output Over-Voltage Fault Triggers SMB_ALERT. For a slave configuration, this bit is set to 0. 0: (Default) An output over-voltage fault has not occurred. 1: An output over-voltage fault has occurred.
4	OCF	(=IOUT_OC in PMBus Specification) (Format: binary) Output Over-Current Fault 0: (Default) An output over-current fault has not occurred. 1: An output over-current fault has occurred.
3	VIN_UV	(Format: binary) Input voltage (VIN) under-voltage fault. This bit is defined only on PAGE0. For PAGE1, this bit is 0. This bit is masked before soft-start is finished. 0: (Default) An input under-voltage fault has not occurred. 1: An input under-voltage fault has occurred.
2	OTFW	(= TEMPERATURE in PMBus Specification) (Format: binary) Over-Temperature Fault/warning OTF or OTW input has been asserted by the external sensor for that channel. 0: (Default) An over-temperature fault or warning has not occurred. 1: An over-temperature fault or warning has occurred.
1	cml	(= CML in PMBus Specification) (Format: binary) Communications, memory or logic fault has occurred. This bit is used to flag communications, memory or logic faults. 0: (Default) A communications, memory or logic fault has not occurred 1: A communications, memory or logic fault has occurred
0	oth	(= NONE OF THE ABOVE in the PMBus Specification) (Format: binary) Other Fault This bit is used to flag faults not covered with the other bit faults. In this case, UVF or OCW faults are examples of other faults not covered by the bits [7:1] in this register. 0: (Default) A fault or warning not listed in bits [7:1] has not occurred. 1: A fault or warning not listed in bits [7:1] has occurred.

**STATUS\_WORD (79h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	<p>The STATUS_WORD command returns two bytes of information with a summary of the device's fault/warning conditions.</p> <p>STATUS_WORD is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. If PAGE command is set to 11, then PAGE 0 of the status register is read.</p> <p>The STATUS_WORD also reports a power good fault.</p> <p>If configured as a master, each channel indicates faults on its own channel. However, if configured as a slave, the output voltage faults (OVF, UVF, PGOOD) are set only for that slave's master (which may be in the other device for 3-phase and 4-phase systems) while these faults for the slave are set to 0. Flags related to IOUT and TEMPERATURE (OCF, OCW, OTF, OTW) are set on PAGE 0 for channel 1 and PAGE 1 for channel 2, in all modes.</p> <p>The STATUS_WORD also reports communication faults in the Other Faults bit.</p>
<b>Default</b>	00000000x000000 (binary)

PAGE0, PAGE1														
read only														
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1
VF	OCFW	0	MFR	PGOOD_Z	0	0	0	0	OFF	OVF	OCF	VIN_UV	OTFW	cml
High Byte								(Low Byte) = STATUS_BYTE						

Bits	Field Name	Description
7	VF	(= VOUT in the PMBus Specification) (Format: binary) Voltage Fault = (OVF + UVF) For slave configurations, this bit is set to 0. 0: (Default) An output voltage fault or warning has not occurred. 1: An output voltage fault or warning has occurred.
6	OCFW	(= IOUT/POUT in the PMBus Specification) (Format: binary) Output Current Fault OR Warning = (OCF + OCW) 0: (Default) An output over-current fault or warning has not occurred. 1: An output over-current fault or warning has occurred.
5	0	Default: 0
4	MFR	(= MFR in the PMBus Specification) (Format: binary) Internal thermal fault (from bandgap) Thermal shutdown fault for the IC 0: (Default) An internal TSD has not occurred. 1: An internal TSD has occurred.
3	PGOOD_Z	(= POWER_GOOD# in the PMBus Specification) (Format: binary) Power Good Fault (in effect, Power Good Indication – Inverted) The Power Good fault is used to flag when the converter output voltage drops below the PGOOD_OFF_THRESHOLD. If the channel is configured as a slave, this bit are set to "0" (PGOOD_Z is only reflected in the master). 0: (Default) A Power Good fault is not present. 1: Device-channel experiencing a Power Good fault.
2:0	0	Default: 0

The STATUS\_WORD low byte is the STATUS\_BYTE.

**STATUS\_VOUT (7Ah)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The STATUS_VOUT command returns one byte of information relating to the status of the converter's output voltage related faults. The PMBus core is notified of these fault conditions via the 2 input pins labeled OVF and UVF. The PMBus core then communicates these faults to the host through its serial communication channel. STATUS_VOUT is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.
<b>Default</b>	00000000 (binary)

PAGE0, PAGE1							
read only							
7	6	5	4	3	2	1	0
OVF	0	0	UVF	0	0	0	0

Bits	Field Name	Description
7	OVF	(= VOUT OV Fault in the PMBus Specification) (Format: binary) Output Over-Voltage Fault Set based upon the value stored in MSR_07 (D7h). If the channel is configured as a slave this bit are set to 0 (this bit is only reflected in the master). 0: (Default) An output over-voltage fault has not occurred. 1: An output over-voltage fault has occurred.
6:5	0	Default: 0
4	UVF	(= VOUT UV Fault in the PMBus Specification) (Format: binary) Output Under-Voltage Fault Set based upon the value stored in MSR_07 (D7h). If the channel is configured as a slave this bit are set to 0 (this bit is only reflected in the master). The UV fault indicates only an under-voltage condition at the FB pin and may not necessarily reflect an over-current situation. However, during an output crowbar short condition, the FB may sag below the UV threshold level before the current reaches the OC threshold, resulting in a UV fault. If the IOUT_OC_FAULT_RESPONSE register is selected to the retry setting, and the output short is persistent, an over-current fault are triggered for subsequent startup retry attempts. 0: (Default) An output under-voltage fault has not occurred. 1: An output under-voltage fault has occurred.
3:0	0	Default: 0

**STATUS\_IOUT (7Bh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The STATUS_IOUT command returns one byte of information relating to the status of the converter's output current related faults. The PMBus core is notified of these fault conditions via the inputs OCF and OCW. STATUS_IOUT is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.
<b>Default</b>	00000000 (binary)

PAGE0, PAGE1							
read only							
7	6	5	4	3	2	1	0
OCF	0	OCW	0	0	0	0	0

Bits	Field Name	Description
7	OCF	(= IOUT OC Fault in the PMBus Specification) (Format: binary) Output Over-Current Fault Set based upon the value stored in IOUT_OC_FAULT_LIMIT 0: (Default) An output over-current fault has not occurred. 1: An output over-current fault has occurred.
6	0	Default: 0
5	OCW	(= IOUT OC Warning in the PMBus Specification) (Format: binary) Output Over-Current Warning Set based upon the value stored in IOUT_OC_WARN_LIMIT. 0: (Default) An output over-current warning has not occurred. 1: An output over-current warning has occurred.
4:0	0	Default: 0

**STATUS\_TEMPERATURE (7Dh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The STATUS_TEMPERATURE command returns one byte of information relating to the status of the converter's die temperature related faults. STATUS_TEMPERATURE is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.
<b>Default</b>	00000000 (binary)

PAGE0, PAGE1							
read only							
7	6	5	4	3	2	1	0
OTF	OTW	0	0	0	0	0	0

Bits	Field Name	Description
7	OTF	(= OT Fault in the PMBus Specification) (Format: binary) Over-Temperature Fault 0: (Default) A temperature fault has not occurred. 1: A temperature fault has occurred.
6	OTW	(= OT Warning in the PMBus Specification) (Format: binary) Over-Temperature Warning 0: (Default) A temperature fault has not occurred. 1: A temperature fault has occurred.
5:0	0	Default: 0

**STATUS\_CML (7Eh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The STATUS_CML command returns one byte containing PMBus serial communication faults.
<b>Default</b>	00000000 (binary)

read only							
7	6	5	4	3	2	1	0
ivc	ivd	pec	mem	0	0	oth	0

Bits	Field Name	Description
7	ivc	( = Invalid/Unsupported Command in the PMBus Specification) (Format: binary) Invalid or unsupported Command Received 0: (Default) Invalid or unsupported Command not Received. 1: Invalid or unsupported Command Received. An attempt to write an invalid PAGE 1 SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.
6	ivd	( = Invalid/Unsupported Data in the PMBus Specification) (Format: binary) Invalid or unsupported data Received 0: (Default) Invalid or unsupported data not Received. 1: Invalid or unsupported data Received.
5	pec	( = Packet Error Check Failed in the PMBus Specification) (Format: binary) Packet Error Check Failed This is a CRC byte sent at the end of each data packet. It is implemented as $CRC(x) = x^8 + x^2 + x^1 + 1$ 0: (Default) Packet Error Check Passed 1: Packet Error Check Failed
4	mem	( = Memory Fault Detected in the PMBus Specification) (Format: binary) Memory Fault Detected This bit indicates a fault with the internal memory. 0: (Default) No fault detected 1: Fault detected
3:2	0	Default: 0
1	oth	( = Other Communication Fault in the PMBus Specification) (Format: binary) Other Communication Fault 0: (Default) A communication fault other than the ones listed in this table has not occurred. 1: A communication fault other than the ones listed in this table has occurred.
0	0	Default: 0

**STATUS\_MFR\_SPECIFIC (80h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The STATUS_MFR_SPECIFIC command returns one byte containing manufacturer-specific faults or warnings.
<b>Default</b>	00000000 (binary)

read only							
7	6	5	4	3	2	1	0
otfi	x	x	ivaddr	ch1_sps_ft	ch2_sps_ft	ch1_slave	ch2_slave

Bits	Field Name	Description
7	otfi	(Format: binary) Over temperature fault internal. This bit is required to distinguish an over temperature fault internal to TPS40425 from an external temperature fault. 0: (Default) The internal temperature is below the fault threshold. 1: The internal temperature is above the fault threshold.
6:5	x	Default: 0
4	ivaddr	(Format: binary) Invalid PMBus address This bit is set when the PMBus address detection circuit does not resolve to a valid address. In this event, the device responds to the address: 127d. 0: (Default)
3	ch1_sps_ft	(Format: binary) Channel 1 smart power-stage fault This bit reports that the smart power-stage has declared a fault (either over-current or over-temperature) on the TSNS1 pin of TPS40425. 0: (Default)
2	ch2_sps_ft	(Format: binary) Channel 2 smart power-stage fault This bit reports that the smart power-stage has declared a fault (either over-current or over-temperature) on the TSNS2 pin of TPS40425. 0: (Default)
1	ch1_slave	(Format: binary) Channel 1 Slave This bit is set when channel 1 is configured as a slave channel (by pulling FB1 > 2.5 V before power-up). It is only used for internal read purposes and does not trigger SMBLERT. 0: (Default)
0	ch2_slave	(Format: binary) Channel 2 Slave This bit is set when channel 2 is configured as a slave channel (by pulling FB2 > 2.5 V before power-up). It is only used for internal read purposes and does not trigger SMBLERT. 0: (Default)

**READ\_VOUT (8Bh)**

<b>Format</b>	Linear
<b>Description</b>	The READ_VOUT command returns the output voltage in volts. $V_{OUT}$ is scaled prior to the ADC so that the units are (lsb = 1.953 mV mV or 1/512 V). The exponent is set by VOUT_MODE at -9. The data is written into the READ_VOUT register after the ADC offset correction and measurement of VOUT. READ_VOUT is a paged register. In order to access READ_VOUT register for channel 1 of the TPS40425 Controller, PAGE[7],[0] must be set to 00. In order to access READ_VOUT register for channel 2 of TPS40425 controller, PAGE[7],[0] must be set to 01. PAGE register cannot be set to 11 for READ_VOUT command.
<b>Default</b>	0000h

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Mantissa															

Bits	Field Name	Description
7:3	Exponent	(Format: binary) Default: 0000h 10111: Exponent value = -9 (specified in VOUT_MODE command) Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: unsigned binary) This is the Mantissa for the linear format. Default: 0000 0000 0000 0000 (bin) 0 (dec) Note: Any values written to read-only registers are ignored.

**READ\_IOUT (8Ch)**

<b>Format</b>	Linear
<b>Description</b>	The READ_IOUT command returns the output current in amps for each channel. The reading from the Measurement System must be manipulated in order to convert the measured value into the desired value (IOUT). Note: only positive currents are reported. Any computed negative current (For example, 0 measured current and -4 A IOUT_CAL_OFFSET) is reported as 0 A. READ_IOUT is a paged register. In order to access READ_IOUT register for channel 1 of the TPS40425 Controller, PAGE[7],[0] must be set to 00. In order to access READ_IOUT register for channel 2 of TPS40425 controller, PAGE[7],[0] must be set to 01. PAGE[7],[0] register cannot be set to 11 for READ_IOUT command. The temperature compensation factor used for IOUT_CAL_GAIN in reporting READ_IOUT is fixed to 3900 ppm/°C.
<b>Default</b>	E000h

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent							Mantissa								

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11100 (bin) -4 (dec) (62.5 mA lsb) These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 00000000 (bin) 0 (dec) Note: Any values written to read-only registers are ignored.

**READ\_TEMPERATURE\_2 (8Eh)**

<b>Format</b>	Linear
<b>Description</b>	The READ_TEMPERATURE_2 command returns the temperature in degrees Celsius of the current channel specified by the PAGE command.
<b>Default</b>	F064h

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r	r	r	v	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Exponent							Mantissa								

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11110 (bin) –2 (dec) 25°C These default settings are not programmable. Note: Any values written to read-only registers are ignored.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 0110 0100 (bin) 100 (dec) Note: Any values written to read-only registers are ignored.

**PMBus\_REVISION (98h)**

<b>Format</b>	Binary
<b>Description</b>	The PMBus_REVISION command returns the revision of the PMBus to which TPS40425 is compliant. TPS40425 is compliant to revision 1.1 of the PMBus specification.
<b>Default</b>	00010001b

r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Bits	Field Name	Description
7:0		

**MFR\_SPECIFIC\_00 (D0h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The MFR_SPECIFIC_00 register is dedicated as a user scratch pad
<b>Default</b>	0000h The default power-up state can be changed using the STORE_USER commands.

r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0

Bits	Field Name	Description
7:0		

**MFR\_SPECIFIC\_04 (VREF\_TRIM) (D4h)**

<b>Format</b>	Linear
<b>Description</b>	<p>The VREF_TRIM command is used to apply a fixed offset voltage to the reference voltage.</p> $VREF = 600 \text{ mV} + (VREF\_TRIM + STEP\_VREF\_MARGIN\_x) \times 2 \text{ mV}$ <p>The maximum trim range is 10% / -20% of nominal VREF (600 mV) in 2-mV steps. Permissible values are from 60 mV to -120 mV. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to -180 mV.</p> <p>If the commanded VREF_TRIM is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT.</p> <p>If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF are set to the highest or lowest allowed value (based on the commanded level).</p> <p>The VREF transition occurs at the rate determined by the TON_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON_RISE of 9 ms.</p> <p>The VREF_TRIM has two data bytes formatted as two's complement binary integer and can have positive and negative values.</p> <p>If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command is ignored. (In analog, the master programmed value are used in a multi-phase system. No special action needed from digital.)</p> <p>An attempt to write the SLAVE channel command, or when in AVS mode results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	<p>0000h (Fixed Offset Voltage = 0 V)</p> <p>The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1															
r/w <sup>E</sup>	r*	r*	r*	r*	r*	r*	r*	r*	r*	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
High Byte								Low Byte							

Bits	Field Name	Description
7:0	High Byte	(Format: binary) Default: 0000 0000 (bin) Minimum: 1111 1111 (bin) (sign extended) Maximum: 0000 0000 (bin) (sign extended) Bits 6:0 changes for sign extension but are not otherwise programmable
7:0	Low Byte	(Format: binary) Default: 0000 0000 (bin) 0 (dec) 0 mV Minimum: 1100 0100 (bin) -60 (dec) (-120 mV) (sign extended, twos compliment) Maximum: 0001 1110 (bin) 30 (dec) (60 mV) Bits 7:6 changes for sign extension but are not otherwise programmable

**MFR\_SPECIFIC\_05 (STEP\_VREF\_MARGIN\_HIGH) (D5h)**

<b>Format</b>	Linear
<b>Description</b>	<p>The STEP_VREF_MARGIN_HIGH command is used to increase the value of the reference voltage by shifting the reference higher. When the OPERATION command is set to Margin High, the reference increases by the voltage (in mV) indicated by this command.</p> <p>Thus, the changed reference is given by:  <math>VREF = 600\text{ mV} + (VREF\_TRIM + STEP\_VREF\_MARGIN\_HIGH) \times 2\text{ mV}</math></p> <p>The maximum range is 0 to 10% (60 mV) of nominal VREF (600 mV) in 2-mV steps. Including settings from both VREF_TRIM and STEP_VREF_MARGIN_x commands, the net permissible range of VREF is 60 mV to -180 mV. If the commanded STEP_VREF_MARGIN_HIGH is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, and triggers SMB_ALERT.</p> <p>If the combined VREF set by VREF_TRIM and/or STEP_VREF_MARGIN_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS_BYTE and the 'ivd' bit in the STATUS_CML registers, it triggers SMB_ALERT, and the VREF are set to the highest or lowest allowed value (based on the commanded level).</p> <p>The VREF transition occurs at the rate determined by the TON_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON_RISE of 9 ms.</p> <p>This is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.) When in AVS mode, this command is ignored.</p> <p>An attempt to write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	<p>0000 0000 0001 1110 (binary)          The default setting results in a real PCT_VOUT_MARGIN_HIGH of 10%.          The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1															
r	r	r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
High Byte								Low Byte							

Bits	Field Name	Description
7:0	High Byte	(Format: binary) Default: 0000 0000 (bin) Minimum: 0000 0000 (bin) Maximum: 0000 0000 (bin) Note: Any values written to read-only registers are ignored.
7:0	Low Byte	(Format: binary) This specifies a positive offset voltage on to default VREF. Default: 0001 1110 (bin) 30 (dec) (60 mV = 10% percent) Minimum: 0000 0000 (bin) 0 (dec) (0 mV) Maximum: 0001 1110 (bin) 30 (dec) (60 mV = 10% percent)

**MFR\_SPECIFIC\_06 (STEP\_VREF\_MARGIN\_LOW) (D6h)**

**Format** Linear

**Description** The STEP\_VREF\_MARGIN\_LOW command is used to decrease the reference voltage by shifting the reference lower. When the OPERATION command is set to Margin Low, the output decreases by the voltage indicated by this command.

Thus, the changed reference is given by:  $VREF = 600\text{ mV} + (VREF\_TRIM + STEP\_VOUT\_MARGIN\_LOW) \times 2\text{ mV}$   
 The maximum range is 0 to -20% (-120 mV) of nominal VREF (600 mV) in 2-mV steps. Including settings from both VREF\_TRIM and STEP\_VREF\_MARGIN\_x commands, the net permissible range of VREF is 60 mV to -180 mV. If the commanded STEP\_VREF\_MARGIN\_LOW is outside its valid range, then that value is not accepted; it also causes the device to set the 'cml' bit in the STATUS\_BYTE and the 'ivd' bit in the STATUS\_CML registers, and triggers SMB\_ALERT.

If the combined VREF set by VREF\_TRIM and/or STEP\_VREF\_MARGIN\_x is outside the acceptable range, it causes the device to set the 'cml' bit in the STATUS\_BYTE and the 'ivd' bit in the STATUS\_CML registers, it triggers SMB\_ALERT, and the VREF is set to the highest or lowest allowed value (based on the commanded level). The VREF transition occurs at the rate determined by the TON\_RISE (61h) command if the transition is executed during soft-start. Any transition in VREF after soft-start occurs at the rate determined by the highest programmable TON\_RISE of 9 ms.

This is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.

If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.)

An attempt to write the SLAVE channel command, or when in AVS mode results in a NACK'd command and the reporting of an IVC fault and triggering of SMB\_ALERT.

**Default** 1111 1111 1110 0010 (binary)  
 The default setting results in a real PCT\_VOUT\_MARGIN\_LOW of -10%.  
 The default power-up state can be changed using the STORE\_USER commands.

PAGE0, PAGE1															
r/w <sup>E</sup>	r*	r*	r*	r*	r*	r*	r*	r*	r*	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
High Byte								Low Byte							

Bits	Field Name	Description
7:0	High Byte	(Format: binary) Default: 1111 1111 (bin) (msb is sign bit) Minimum: 1111 1111 (bin) (sign extended) Maximum: 0000 0000 (bin) Bits 6:0 can change for sign extension but are not otherwise programmable
7:0	Low Byte	(Format: two's complement) This specifies a negative offset voltage on to default VREF. Default: 1110 0010 (bin) -30 (dec) (-60 mV = -10% percent) Minimum: 1100 0100 (bin) -60 (dec) (-120 mV = -20% percent) Maximum: 0000 0000 (bin) 0 (dec) (0 mV) Bits 7:6 can change for sign extension but are not otherwise programmable

**MFR\_SPECIFIC\_07 (PCT\_VOUT\_FAULT\_PG\_LIMIT) (D7h)**

<b>Format</b>	Unsigned binary integer
<b>Description</b>	<p>The PCT_VOUT_FAULT_PG_LIMIT command is used to set the PGOOD, VOUT_UNDER_VOLTAGE (UV) and VOUT_OVER_VOLTAGE (OV) Limits as a percentage of nominal.</p> <p>This is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. (In analog, the master programmed value is used in a multi-phase system. No special action needed from digital.)</p> <p>An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	XXXX XX00 (binary) The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1							
r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0
X	X	X	X	X	X	PG[1:0]	

Bits	Field Name	Description
7:2	X	X indicates writes are ignored and reads are 0
1:0	PG[1:0]	(Format: binary) PG, UV, OV Limit Selection. Default: 00

Table 10 lists the overvoltage, undervoltage, and powergood threshold voltages.

**Table 10. OV, UV, PGOOD Threshold Values**

PG[1]	PG[0]	UV_fault	PG_low	PG_high	OV_fault
0	0	-16.8%	-12.5%	12.5%	16.8%
0	1	-12%	-7%	7%	12%
1	x	-28%	-22%	7%	12%

**MFR\_SPECIFIC\_08 (SEQUENCE\_TON\_TOFF\_DELAY) (D8h)**

<b>Format</b>	Unsigned binary integer
<b>Description</b>	<p>The SEQUENCE_TON_TOFF_DELAY command is used to set the delay for turning on the device and the delay for turning off the device as a ratio of TON_RISE.</p> <p>This is a paged register. In order to access this register for channel 1 of the TPS40425 Controller, PAGE must be set to 0. In order to access this register for channel 2 of TPS40425 controller, PAGE must be set to 1. For simultaneous access of channels 1 and 2, PAGE command must be set to 11.</p> <p>If the channel is configured as a SLAVE, this command can not be accessed for that channel. Any writes to the SLAVE channel for this command are ignored. In such a case, internally the TON_DELAY is set to the minimum value of 50 <math>\mu</math>s and TOFF_DELAY is set to zero (overriding any contents of EEPROM).</p> <p>An attempt to read and write the SLAVE channel command results in a NACK'd command and the reporting of an IVC fault and triggering of SMB_ALERT.</p>
<b>Default</b>	<p>000X 000X (binary)</p> <p>The default power-up state can be changed using the STORE_USER commands.</p>

PAGE0, PAGE1							
r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r
7	6	5	4	3	2	1	0
TON_DEL<2:0>			X	TOFF_DEL<2:0>			X

Bits	Field Name	Description
7:5	TON_DEL<2:0>	(Format: binary) Default: 000b $TON\_DELAY = TON\_RISE \times TON\_DEL<2:0>$ This parameter controls the delay from when ON = 1 until soft start begins. (Chip is in TON_DELAY state during this interval.) The default value is 0 ms. (Start the VOUT ramp without delay)
4	X	X indicates writes are ignored and reads are 0
3:1	TOFF_DEL<2:0>	(Format: binary) Default: 000b $TOFF\_DELAY = TON\_RISE \times TOFF\_DEL<2:0>$ This parameter controls the delay from when ON = 0 until the output is disabled. (Chip is in TOFF_DELAY state during this interval.) The default value is 0 ms. (Shut off the output without delay)
0	X	X indicates writes are ignored and reads are 0

**Table 11. Delay Time Ratios**

TON_DEL<2:0> TOFF_DEL<2:0>	DELAY TIME RATIO (MULTIPLE OF TON_RISE)
000	0 <sup>(1)</sup>
001	1
010	2
011	3
100	4
101	5
110	6
111	7

(1) default (no delay)

**NOTE**

If the device turns off due to a turn-off delay time, any attempt to turn on the device before the turn-off delay time expires should be avoided. The device is available to be turned on only after the turn-off delay time expires and the device has been turned off,

**(E0h) MFR\_SPECIFIC\_16 (COMM\_EEPROM\_SPARE)**

<b>Format</b>	Unsigned binary
<b>Description</b>	The first 4 bits of this register are to set API valley durable time and PWM Hi-Z voltage level. The rest bits are for internal trim purpose, writes to these bits are ignored.
<b>Default</b>	3xxxh The default power-up state can be changed using the STORE_USER commands.

Common/Shared							
High Byte							
r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r	r	r	r
15	14	13	12	11	10	9	8
COMM_EEPROM_USER_SPARE<3:0>							
UNUSED	DIS_API_CNT	CH2_EN_1P6HIZ	CH1_EN_1P6HIZ				

COMM_EEPROM_TLO_SPARE							
Low Byte							
r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0

Bits	Field Name	Description
15	UNUSED	Unused
14	DIS_API_CNT	(Format: binary, access: read/write) Default: 0b Disables 3-clock count for API valley active state API valley can be enabled in MFR_SPECIFIC_32 (API_OPTIONS). This bit, when high, API valley can be triggered and remain as long as it is needed. When the bit is low, API valley can be triggered and remain up to 3 clocks, then has to wait for another 3 clocks before it can be triggered again.
13	CH2_EN_1P6_HIZ	(Format: binary, access: read/write) Default: 1b Force Hi-Z level of PWM2 drivers to 1.6 V PWM drivers actively drive the PWM pins to the Hi-Z voltage level for approximately 20 ns, then release PWM pins to allow them settle to the voltage level based on the resistor-divider network in power stage or power block. This bit, when high, forces the Hi-Z level of the PWM2 drivers to be 1.6 V. When low, the Hi-Z level is 2.5 V in non-smart-power mode and 1.6 V in smart-power mode.)
12	CH1_EN_1P6_HIZ	(Format: binary, access: read/write) Default: 1b Force Hi-Z level of PWM1 drivers to 1.6 V PWM drivers actively drive the PWM pins to the Hi-Z voltage level for approximately 20 ns, then release PWM pins to allow them settle to the voltage level based on the resistor-divider network in power stage or power block. This bit, when high, forces the Hi-Z level of the PWM1 drivers to be 1.6 V. When low, the Hi-Z level is 2.5 V in non-smart-power mode and 1.6 V in smart-power mode.)

**MFR\_SPECIFIC\_21 (OPTIONS) (E5h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	This register is used for setting user selectable options for the TPS40425 controller.
<b>Default</b>	0111 1100 0000 0000 (binary) The default power-up state can be changed using the STORE_USER commands.

Common/Shared							
High Byte							
r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w
7	6	5	4	3	2	1	0
TCO	CH2_CSGAIN_SEL<2:0>		CH1_CSGAIN_SEL<1:0>		en_adc_cntl	EN_TSNS_FLT	EN_SPS

PAGE0, PAGE1							
Low Byte							
r	r	r	r	r	r	r/w <sup>E</sup>	r/w
7	6	5	4	3	2	1	0
						SMB_OV	mmps_ft

Bits	Field Name	Description
7	TCO	(Format: binary) Default: 0b Temperature compensation override 0: OCF, OCW thresholds and current measurements are temp compensated 1: Temperature compensation is “disabled” TCO is a non-paged bit. Any change on TCO bit is applied to both page 0 and page 1.
6:5	CH2_CSGAIN_SEL<1:0>	(Format: binary) Default: 11b Ch2 current-share gain select This 2-bit bus is used to select the gain of the current-sharing circuit in channel 2. For high DCR/L ratios, the user can select lower gains for current-loop stability.
4:3	CH1_CSGAIN_SEL<1:0>	(Format: binary) Default: 11b Ch1 current-share gain select This 2-bit bus is used to select the gain of the current-sharing circuit in channel 1. For high DCR/L ratios, the user can select lower gains for current-loop stability. 00: 50 V/V gain 01: 40 V/V gain 10: 30 V/V gain 11: 20 V/V gain
2	en_adc_ctl	(Format: binary) Default: 1b Enable ADC Control Bit. 0: Disable ADC operation. 1: Enable ADC operation.
1	EN_TSNS_FLT	(Format: binary) Default: 0b Enable fault input from TSNSx pins This bit, when high, makes the device sensitive to fault communication from the TI smart power stage module. When low, the device ignores the fault indication from the smart power stage.
0	EN_SPS	(Format: binary) Default: 0b Enable smart power-stage This bit, when high, allows TPS40425 to interface with TI's smart power stage module. Supported areas of compatibility are PWM interface, temperature monitoring, current sensing, and fault communication. To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. Only a power-down event prompts this signal to reset. (A RESTORE_DEFAULT_ALL command does not change the behavior of this bit).
7:2		Note: Any values written to read-only registers are ignored.
1	SMB_OV	(Format: binary) Default: 0b Make SMBALERT an OV fault indicator. This has page 0 scope only (in effect, it is defined only on page 0; the page 1 bit is not used). 0: SMBALERT functions normally 1: SMBALERT reports only OV_FAULT
0	mmps_ft	(Format: binary) Default: 0b (PAGE scope) 0: No effect upon <u>SMBALERT</u> 1: Masks <u>SMBALERT</u> assertion due to setting of STATUS_MFR_SPECIFIC[3] / STATUS_MFR_SPECIFIC[2] (corresponding to the CH1_SPS_FLT_3V / CH2_SPS_FLT_3V, respectively).

**MFR\_SPECIFIC\_22 (PWM\_OSC\_SELECT) (E6h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	This register is used for setting user selectable PWM phase configuration (sync enable, direction of frequency synchronization pulses – in or out - in a master channel and number of phases) in a multi-phase system.
<b>Default</b>	0000h The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
											SYNC_MODE<1:0>		ENSYNC	PHASE	

Bits	Field Name	Description
7:0 7:5		Note: Any values written to read-only registers are ignored.
4:3	SYNC_MODE<1:0>	(Format: binary) Default: 00b Synchronization configuration for the oscillator These bits allow the user to configure the internal PWM oscillator clock in the PWM master channel 1 in one of several operating modes as described below. 1. To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. 2. If channel 1 is a slave, then these bits are internally forced to <1:1> indicating that external signals on the SYNC and PHDET pins must override the internal clock and phase zero signals. In a case of slave channel 1, any attempt to write a "0" to either one or both bits are treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. 00: Self generated clock with internal phasing, switch positions 1 and 3 01: External clock on SYNC pin, but phasing is internal; switch positions 1 and 3 10: External clock on SYNC pin and external phase signal on PHDET pin; switch positions 1 and 3 11: External clock on SYNC pin and external phase signal on PHDET pin; switch positions 2 and 4 (forced for channel 1 slave)
2	ENSYNC	(Format: binary) Default: 0b Synchronization enable This bit, when high, enables the SYNC output drivers. 0: SYNC output is disabled 1: SYNC output is enabled
1:0	PHASE	(Format: binary) Default: 00b Number of phases in the system (that involves the IC). This pair of bits is used to configure the number of phases in the power-supply system containing the IC. This information is then used inside the PWM oscillator to set the master switching frequency and channel phase angles. 1. To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. 2. If channel 1 is a slave, then the bit PHASE <1> is internally forced to 1 indicating that only 3-ph or 4-ph modes can be enabled. In such a case of slave channel 1, any attempt to write a "0" to this bit is treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted. 00: Independent, dual channel operation 01: Two-phase operation (within single IC) 10: Three-phase operation (between two ICs) 11: Four-phase operation (between two ICs)

**MFR\_SPECIFIC\_23 (MASK\_SMBALERT) (E7h)**

**Format** Unsigned binary

**Description** The MFR\_SPECIFIC\_23 (MASK SMBALERT) command may be used to prevent a warning or fault condition from asserting the  $\overline{\text{SMBALERT}}$  signal. This command is unique in that it is partially paged; and partially common/shared – since some faults are channel dependent; and others are channel independent. The upper 8 bits of this register always controls and accesses the shared/common set of faults, regardless of the (00h) PAGE setting. However, the control and access for the lower 8 bits of this register are (00h) PAGE dependent and controls or reflects the currently selected page.  
 TPS40425 only provides below two options for MASK\_SMBALERT setting.

- When en\_auto\_ARA bit (auto Alert Response Address response) is enabled, all other bits in this PMBus register need to be disabled.
- When en\_auto\_ARA bit is disabled, any other bits in this PMBus register can be set as desired.

**Default** 0000h  
 The default power-up state can be changed using the STORE\_USER commands.

Common/Shared								PAGE0, PAGE1							
r/w	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w	r/w <sup>E</sup>	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
motfi	mprctl_err	msmb_TO_err	mivc	mivd	mpec	mmem	en_auto_ARA	mOTF	mOTW	mOCF	mOCW	mOVF	mUVF	mPGO_OD_Z	mVIN_UV

Bits	Field Name	Description
7	motfi	(Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_MFR_SPECIFIC[7]
6	mprctl_err	(Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of SMB Protocol Error from the PMBus interface module. One of 2 sources to STATUS_CML[1].
5	msmb_TO_err	(Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of SMB_TIMEOUT from the PMBus interface module. One of 2 sources to STATUS_CML[1].
4	mivc	(Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_CML[7]
3	mivd	(Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_CML[6]
2	mpec	(Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_CML[5]
1	mmem	(Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_CML[4]
0	en_auto_ARA	(Format: binary) Default: 0b Enables auto Alert Response Address response. When this feature is enabled, the hardware automatically masks any fault source currently set from re-asserting SMB_ALERT when this TPS40425 device responds to an ARA on the PMBus. This prevents PMBus “bus hogging” in the case of a persistent fault in a device that consistently wins ARA arbitration due to its device address. In contrast, when this bit is cleared, immediate re-assertion of SMB_ALERT is allowed in the event of a persistent fault and the responsibility is upon the host to mask each source individually. When WRITE_PROTECT is set to 20h, 40h or 80h, en_auto_ARA is enabled automatically.

Bits	Field Name	Description
7	mOTF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_TEMPERATURE[7]
6	mOTW	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_TEMPERATURE[6]
5	mOCF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_IOUT[7]
4	mOCW	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_IOUT[5]
3	mOVF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_VOUT[7]
2	mUVF	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_VOUT[4]
1	mPGOOD_Z	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_WORD[11]
0	mVIN_UV	Functionality of mask bit: (Format: binary) Default: 0b 0: No effect upon $\overline{\text{SMBALERT}}$ 1: Masks $\overline{\text{SMBALERT}}$ assertion due to setting of STATUS_BYTE[3]

**MFR\_SPECIFIC\_25 (AVS\_CONFIG) (E9h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	This register is used for setting user selectable AVS configuration (AVS enable, double transmission check, payload size, and VREF slew-rate).
<b>Default</b>	0002h The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1															
r/w <sup>E</sup>	r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
AVS_EN										AVS_IO	AVS_STUP	TX2	PAYLOAD<1:0>	SLEW	

Bits	Field Name	Description
7	AVS_EN	(Format: binary) Default: 0b AVS mode enable This bit, when high, enables the AVS mode of operation. Otherwise, the IC operates in the non-AVS mode. All other AVS commands (in effect, MFR_SPECIFIC_26, MFR_SPECIFIC_27, MFR_SPECIFIC_28, and MFR_SPECIFIC_29) are write-disabled (read-only access) in the AVS mode. An attempt to write to any of these registers in the AVS mode results in the “oth” bit in STATUS_CML to be set and SMBALERT to be declared. (MFR_SPECIFIC_27 has a slight exception here, as it is writeable in AVS_STARTUP mode). Also, the following PMBus commands related to VREF_TRIM and MARGIN are disabled (both read and write) and NACK'd in the AVS mode: MFR_04 (D4h) VREF_TRIM MFR_05 (D5h) STEP_VREF_MARGIN_HIGH MFR_06 (D6h) STEP_VREF_MARGIN_LOW To change this value, the user must change this value in the register, save it to the EEPROM and then reboot the device via power down for the new value to take effect. 0: PMBus mode enabled 1: AVS mode enabled
6:0 7:6		Note: Any values written to read-only registers are ignored.
5	AVS_IO	(Format: binary) Default: 0b AVS I/O adjust This bit, when high, changes the internal logic level detection circuit (sensing the AVS_CLK and AVS_DATA signals at the IC pins) from 2.5 V to 1.8 V. This signal is only defined on PAGE 0 (channel 1). Since there is a single AVS interface to TPS40425, the setting here effectively applies to both channels. The corresponding bit on PAGE 1 is read-only and set to a default of 0. 0: AVS CLK and DATA signals from ASIC are at 2.5-V logic 1: AVS CLK and DATA signals from ASIC are at 1.8-V logic
4	AVS_STUP	(Format: binary) Default: 0b AVS startup mode enable This bit when high enables a mode called AVS_STARTUP mode, which is a sub-mode of the AVS mode. The AVS_STARTUP mode can only be enabled when the channel is in the AVS mode (in effect, it cannot be enabled in the non-AVS mode, even if the AVS_STUP bit is set high.). There are a few key features of the AVS_STARTUP mode: a. When in the AVS mode, the user can change to and from the AVS_STARTUP mode “on-the-fly” by simply changing the state of the AVS_STUP bit, without having to power-cycle the part b. When in the AVS_STARTUP mode, the reference voltage VREF is determined by the contents of MFR_27 (EBh). The slew rate of VREF is controlled by TON_RISE or AVS_SLEW, depending on what operating state the channel is in: o While on SoftStart, Slew rate is controlled by TON_RISE. o After SoftStart (this is Normal Operation), Slew rate is controlled by AVS_SLEW (MFR25[0]). c. When in the AVS_STARTUP mode, the user can change the contents of MFR_27 (EB) by PMBus to enable the control of the VREF by PMBus d. When in the AVS_STARTUP mode, all commands on the AVS bus are ignored.

Bits	Field Name	Description
3	TX2	(Format: binary) Default: 0b AVS Double Transmission Check Select This bit is used to force the AVS slave to require any AVS command to be issued twice before it is acted upon. 0: Every commit-write actually takes effect as indicated by the AVS Master. 1: Every commit-write attempt must be performed twice for it to take effect. This bit should not change while AVS is enabled.
2:1	PAYLOAD<1:0>	(Format: binary) Default: 01b AVS Payload Configuration This bit-field determines the number of bits that the device uses for sending "Voltage" in an AVS read frame, as well as the number of bits that the device expects in an AVS write frame. Considering that TPS40425's encoding for the DAC voltage requires 10 bits, the setting for 8 bits is not acceptable . 00: 8-bit voltage – Reserved, not to be used in TPS40425. 01: 10-bit voltage, the minimum size (and the default setting). 10: 12-bit voltage. Allowed. 11: 16-bit voltage. Allowed. This bit field should not change while AVS is enabled.
0	SLEW	(Format: binary) Default: 0b AVS Slew rate select This bit is used to select between fast (default) and slow AVS transition rates by adjusting the slew rate of the error-amplifier reference voltage VREF. 0: Fast AVS slew rate selected (200 mV / 30 $\mu$ s) 1: Slow AVS rate selected (2 mV / 30 $\mu$ s – slowest soft-start rate)

Table 12 summarizes the various mode transitions.

**Table 12. Mode State Transitions**

INITIAL MODE	INPUT CONDITIONS		IF THIS EVENT OCCURS	FINAL MODE
	AVS_EN	AVS_STUP		
AVS	X	X	No power-cycle	AVS
AVS	1	0	Power cycle	AVS
AVS	1	1	Power cycle	AVS_STARTUP
AVS	0	X	Power cycle	PMBus
AVS	X	1	No power cycle	AVS_STARTUP
AVS_STARTUP	X	1	No power cycle	AVS_STARTUP
AVS_STARTUP	1	0	With or without power cycle	AVS
AVS_STARTUP	1	1	Power cycle	AVS_STARTUP
AVS_STARTUP	0	X	Power cycle	PMBus
PMBus	X	X	No power cycle	PMBus
PMBus	0	X	Power cycle	PMBus
PMBus	1	0	Power cycle	AVS
PMBus	1	1	Power cycle	AVS_STARTUP

**MFR\_SPECIFIC\_26 (AVS\_ADDRESS) (EAh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	This register is used for setting the device and channel address for AVS communication purposes. This register is read-only while in AVS mode. Any attempted write access when both channels are in the AVS mode results in an ACK'ed command; but the "oth" bit in STATUS_CML is set and SMB_ALERT triggered. If only one channel is in the AVS mode, then write access is allowed.
<b>Default</b>	0005h The default power-up state can be changed using the STORE_USER commands.

r	r	r	r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	—	—	—	—	—	AVS_address<3:0>			

Bits	Field Name	Description
7:0 7:4		Note: Any values written to read-only registers are ignored.
3:0	AVS_address[3:0]	(Format: binary) Default: 0101b AVS device address This is a 4-bit device AVS address that is programmed by PMBus. This address is used to identify the TPS40425 device for communication over the AVS data/clock lines only (not for PMBus communication).

**MFR\_SPECIFIC\_27 (AVS\_DAC\_DEFAULT) (EBh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	This paged register is used for setting user selectable AVS reference DAC default state for each channel. When the dc-dc converter power supply system starts up in AVS mode, this 10-bit DAC default determines the initial output voltage level before any AVS command is issued by the host ASIC. The LSB is 2 mV. This command can only be written in the non-AVS mode or AVS_STARTUP mode. In AVS mode, reads of this command are allowed, however - any writes to this register (including from EEPROM during RESTORE_USER_ALL) are prevented. An attempt to write to this register (not including RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be set and SMB_ALERT to be declared.
<b>Default</b>	01F4h The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1															
r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
—	—	—	—	—	—	AVS_DAC_DEFAULT<9:0>									

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_DAC_DEFAULT	(Format: binary) Default: 0000 0001 1111 0100 b (500 decimal → 1 V) Maximum: 0000 0010 1110 1110 b (750 decimal → 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal → 0.5 V) An attempt to write beyond the set of limits set by the commands (AVS_CLAMP_HI, AVS_CLAMP_LO) is treated as invalid data – in effect, the 'cml' bit in the STATUS_BYTE register and the 'ivd' bit in the STATUS_CML register are set, and SMB_ALERT asserted.

**MFR\_SPECIFIC\_28 (AVS\_CLAMP\_HI) (ECh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	<p>This paged register is used for setting user selectable upper limit for AVS reference DAC input for each channel. The LSB is 2 mV. An attempt to write a DAC input greater than this limit (from any source – explicit AVS command or AVS_DAC_DEFAULT) results in the actual DAC input being clamped to the setting in this register, and an ivd fault is declared with SMBALERT being triggered.</p> <p>This command can only be written in the non-AVS (PMBus) mode. In AVS or AVS_STARTUP mode, reads of this command are allowed, however - any writes to this register (including from EEPROM during RESTORE_USER_ALL) are prevented in the AVS mode. An attempt to write to this register (not including RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be set and SMBALERT to be declared.</p>
<b>Default</b>	02EEh The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1															
r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
AVS_CLAMP_HI<9:0>															

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_CLAMP_HI	(Format: binary) Default: 0000 0010 1110 1110 b (750 decimal → 1.5 V) Maximum: 0000 0010 1110 1110 b (750 decimal → 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal → 0.5 V) An attempt to write beyond the above set of limits results in an ivd fault, and triggering of SMBALERT.

**MFR\_SPECIFIC\_29 (AVS\_CLAMP\_LO) (EDh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	<p>This paged register is used for setting user selectable lower limit for AVS reference DAC input for each channel. The LSB is 2 mV. An attempt to write a DAC input lower than this limit (from any source – explicit AVS command or AVS_DAC_DEFAULT) results in the actual DAC input being clamped to the setting in this register, and an ivd fault is declared with SMBALERT being triggered.</p> <p>This command can only be written in the PMBus mode. In AVS or AVS_STARTUP mode, reads of this command are allowed, however - writes to this register (including from EEPROM during RESTORE_USER_ALL) are prevented in the AVS mode. An attempt to write to this register (not including RESTORE_USER_ALL) results in an ACK'd command, but the event results in the "oth" bit in STATUS_CML to be set and SMBALERT to be declared.</p>
<b>Default</b>	00FAh The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1															
r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
AVS_CLAMP_LO<9:0>															

Bits	Field Name	Description
7:2		Note: Any values written to read-only registers are ignored.
1:0 7:0	AVS_CLAMP_LO	(Format: binary) Default: 0000 0000 1111 1010 b (250 decimal → 0.5 V) Maximum: 0000 0010 1110 1110 b (750 decimal → 1.5 V) Minimum: 0000 0000 1111 1010 b (250 decimal → 0.5 V) An attempt to write beyond the above set of limits results in an ivd fault, and triggering of SMBALERT.

**MFR\_SPECIFIC\_30 (TEMP\_OFFSET) (EEh)**

<b>Format</b>	Unsigned binary
<b>Description</b>	This paged register is used for setting user selectable offset in the measured temperature. The specified offset value is added to the post-math digital output. The new, post-offset, post-averaging temperature is used for READ_TEMP_2 reporting and for temperature compensation of IOUT_CAL_GAIN for both reporting READ_IOUT, and OC_FAULT_LIMIT/WARN threshold setting.
<b>Default</b>	F800h The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1																
r	r	r	r	r	r/w <sup>E</sup>	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Exponent					Mantissa											

Bits	Field Name	Description
7:3	Exponent	(Format: two's complement) This is the exponent for the linear format. Default: 11111 (bin) -1 (dec) (LSB = 0.5 deg) These default settings are not programmable.
2:0 7:0	Mantissa	(Format: two's complement) Default: 000 (bin) 0 (dec) (0 deg) Minimum 7F8 = -8 × 0.5 deg = -4 deg Maximum 006 = 6 × 0.5 deg = 3 deg

**MFR\_SPECIFIC\_32 (API\_OPTIONS) (F0h)**

<b>Format</b>	Unsigned binary
<b>Description</b>	This paged, user-accessible register is used for setting the API comparator thresholds and other related options.
<b>Default</b>	0000h The default power-up state can be changed using the STORE_USER commands.

PAGE0, PAGE1																
r	r	r	r	r	r	r	r	r	r	r	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>	r/w <sup>E</sup>
7	6	5	4	3	2	1	0	7	6		5	4	3	2	1	0
											API_VAL_HIGH	API_VAL_EN	API_AVG	API_EN	API_SET<1:0>	

Bits	Field Name	Description
7:0 7:6		Note: Any values written to read-only registers are ignored.
5	API_VAL_HIGH	(Format: binary) Default: 0b API valley high threshold When this bit is high, the detection threshold for the API valley circuit is increased to approximately 100 mV from the default value of 50 mV.
4	API_VAL_EN	(Format: binary) Default: 0b API valley enable When this bit is high, API valley circuit is enabled to improve load-dump transient response. When the COMP voltage drops suddenly during load-dump and the variation of COMP voltage exceeds the threshold, the API valley function is triggered. As a result, both high-side and low-side switches are turned off to force the load current go through the body diode of low-side switch to reduce output voltage spike.
3	API_AVG	(Format: binary) Default: 0b API average mode When this bit is high, API circuit uses average value of COMP instead of peak value for threshold detection.

Bits	Field Name	Description
2	API_EN	(Format: binary) Default: 0b API enable When this bit is high, API circuit is enabled to improve load step-up transient response. When the COMP voltage goes high suddenly during load step-up and the variation of COMP voltage exceeds the threshold, the API function is triggered. As a result, additional pulses are injected to reduce output voltage dip 0: API is disabled 1: API is enabled
1:0	API_SET<1:0>	(Format: binary) Default: 00b API comparator threshold setting This is a 2-bit user setting for selecting the appropriate API comparator threshold. 00: 35 mV 01: 60 mV 10: 85 mV 11: 110 mV

### MFR\_SPECIFIC\_44 (DEVICE\_CODE) (FCh)

**Format**

**Description** The DEVICE\_CODE command returns a 12-bit unique identifier code for the device and a 4-bit device revision code.

**Default** 00C3h

r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Identifier Code												Revision Code			

Bits	Field Name	Description
7:0	Identifier Code	0000 0000 1100b – Device ID Code Identifier for TPS40425
7:4		
3:0	Revision Code	0011b - Revision Code (first silicon starts at 0)

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS40425RHAR	PREVIEW	VQFN	RHA	40		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		TPS 40425	
TPS40425RHAT	PREVIEW	VQFN	RHA	40		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		TPS 40425	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40425RHAR	VQFN	RHA	40	0	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2
TPS40425RHAT	VQFN	RHA	40	0	180.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40425RHAR	VQFN	RHA	40	0	367.0	367.0	38.0
TPS40425RHAT	VQFN	RHA	40	0	210.0	185.0	35.0

RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



Bottom View

4204276/E 06/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) Package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Package complies to JEDEC MO-220 variation VJJD-2.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)