

# Using the TPS40077EVM-001 12-V Input, 1.8-V Output, 10-A Synchronous Buck Converter

---



---



---

The TPS40077EVM-001 evaluation module (EVM) is a synchronous buck converter providing a fixed 1.8-V output at up to 10 A from a 12-V input bus. The EVM is designed to start up from a single supply; no additional bias voltage is required for start-up. The TPS40077 Reduced Pin Count Synchronous Buck Controller used in the EVM employs predictive gate drive. This feature provides improved efficiency by eliminating shoot-through switching current, and minimizing the reverse-conduction time of the synchronous rectifier FET.

### Contents

1	Introduction .....	2
2	TPS40077EVM-001 Electrical Performance Specifications.....	3
3	Schematic .....	4
4	TPS40077EVM Typical Performance Data and Characteristic Curves .....	9
5	EVM Assembly Drawings and Layout .....	10
6	List of Materials.....	12

### List of Figures

1	TPS40077EVM-001 Schematic.....	4
2	Output Ripple Measurement – Tip and Barrel Using TP9 and TP10 .....	6
3	TPS40077EVM-001 Recommended Test Set-Up.....	7
4	Control Loop Measurement Setup .....	8
5	TPS40077EVM-001 Efficiency.....	9
6	TPS40077EVM-001 Line and Load Regulation .....	10
7	TPS40077EVM-001 Component Placement (Viewed from Top) .....	10
8	TPS40077EVM-001 Silkscreen (Viewed from Top) .....	11
9	TPS40077EVM-001 Top Copper (Viewed from Top) .....	11
10	TPS40077EVM-001 Bottom Copper (X-Ray View from Top) .....	12

### List of Tables

1	TPS40077EVM-001 Electrical and Performance Specifications .....	3
2	Adjusting $V_{OUT}$ With R3 .....	5
3	Bill of Materials .....	12

## **1 Introduction**

### **1.1 Description**

TPS40077EVM-001 is designed to use a 12-V (8 V-to-16 V) bus to produce a high current, regulated 1.8-V output at up to 10 A of load current. The TPS40077EVM-001 demonstrates the use of the TPS40077 in a typical 12-V bus to low-voltage application, while providing a number of test points to evaluate the performance of the TPS40077. The EVM can be modified to support output voltages from 0.9 V to 3.3 V by changing a single resistor.

### **1.2 Applications**

- Non-isolated, medium-current point-of-load and low-voltage bus converters.
- Networking equipment
- Telecommunications equipment
- DC-power distributed systems

### **1.3 Features**

- 8 V–16 V input range
- 1.8-V fixed output, adjustable with single resistor
- 10-A DC steady-state output current
- 300-kHz switching frequency (Fixed by TPS40077)
- Single main switch N-channel MOSFET and single synchronous rectifier N-channel MOSFET
- Double-sided 2" × 3" PCB with all components on top side
- Active converter uses less than 1.9 square inches – 1.0" × 1.9"
- Convenient test points for probing critical waveforms and non-invasive loop response testing

**2 TPS40077EVM-001 Electrical Performance Specifications**
**Table 1. TPS40077EVM-001 Electrical and Performance Specifications**

PARAMETER		NOTES AND CONDITIONS	MIN	NOM	MAX	UNITS
<b>INPUT CHARACTERISTICS</b>						
$V_{IN}$	Input voltage		8	12	16	V
$I_{IN}$	Input current	$V_{IN} = \text{nom}, I_{OUT} = \text{max}$		1.7	1.8	A
	No-load input current	$V_{IN} = \text{nom}, I_{OUT} = 0A$		2.5	5.6	mA
$V_{IN\_UVLO}$	Input UVLO	$I_{OUT} = \text{min to max}$	5.4	6	6.6	V
$V_{IN\_ONV}$	Input ONV	$I_{OUT} = \text{min to max}$	6.3	7	7.7	V
<b>OUTPUT CHARACTERISTICS</b>						
$V_{OUT}$	Output voltage	$V_{IN} = \text{nom}, I_{OUT} = \text{nom}$	1.75	1.8	1.85	V
	Line regulation	$V_{IN} = \text{min to max}, I_{OUT} = \text{nom}$			0.5%	
	Load regulation	$V_{IN} = \text{nom}, I_{OUT} = \text{min to max}$			0.5%	
	Output ripple voltage	$V_{OUT\_ripple} V_{IN} = \text{nom}, I_{OUT} = \text{max}$			100	mVpp
	Output current	$I_{OUT} V_{IN} = \text{min to max}$	0	5	10	A
	Output overcurrent inception point	$I_{OCP} V_{IN} = \text{nom}, V_{OUT} = V_{OUT} - 5\%$	12.25	19.4	34	A
$V_{OVP}$	Output OVP	$I_{OUT} = \text{min to max}$	NA	NA	NA	V
	Transient response					
$\Delta I$	Load step	$I_{OUT\_max}$ to $0.2 \times I_{OUT\_max}$		8		A
	Load slew rate			10		A/ $\mu\text{sec}$
	Overshoot			200		mV
	Settling time			1		msec
<b>SYSTEMS CHARACTERISTICS</b>						
$f_{SW}$	Switching frequency		240	300	360	kHz
$\eta_{pk}$	Peak efficiency	$V_{IN} = \text{nom}, I_{OUT} = \text{min to max}$		90%		
$\eta$	Full-load efficiency	$V_{IN} = \text{nom}, I_{OUT} = \text{max}$		90%		
Top	Operating temperature range	$V_{IN} = \text{min to max}, I_{OUT} = \text{min to max}$	-40	25	85	$^{\circ}\text{C}$
<b>MECHANICAL CHARACTERISTICS</b>						
W	Dimensions	Width		2		ins
L		Length		3		ins
h		Component height		0.41		ins
NOTE 1: Voltage accuracy effected by resistor tolerance.						



### 3.1 Adjusting Output Voltage (R3)

The regulated output voltage can be adjusted within a limited range by changing the ground resistor in the feedback resistor-divider (R3). The output voltage is given by the formula

$$V_{VOUT} = V_{VREF} \times \frac{R3 + R7}{R3} \quad (1)$$

Where  $V_{VREF} = 0.700 \text{ V}$  and  $R7 = 51 \text{ k}\Omega$

Table 2 contains common values for R3 to generate popular output voltages. TPS40077EVM-001 is stable through these output voltages but the efficiency may suffer as the power stage is optimized for the 1.8 V output.

**Table 2. Adjusting  $V_{OUT}$  With R3**

$V_{OUT}$	R3
3.3 V	13.7 k $\Omega$
2.5 V	20 k $\Omega$
2.25 V	23.2 k $\Omega$
2.0 V	27.4 k $\Omega$
1.8 V	32.4 k $\Omega$
1.5 V	44.2 k $\Omega$
1.2 V	71.5 k $\Omega$

### 3.2 Adjusting Short Circuit Protection (R9)

The TPS40077 sinks 105  $\mu\text{A}$  of current from the ILIM pin to ground. R9 is connected from this pin to the input supply. The voltage drop across this resistor is internally compared to the voltage drop ( $V_{DD} - V_{SN}$ ) across the high-side N-channel FET during conduction. When the peak current in the high-side FET causes enough voltage drop across the FET's  $R_{DS(on)}$  such that it exceeds the voltage drop across the ILIM resistor (R9) plus an internal 50-mV offset, an internal comparator trips, limiting current by turning off the top-side FET. Just prior to the beginning of a switching cycle there is a blanking interval where the ILIM pin is pulled to approximately  $V_{DD}/2$  and only released after the switch node is within 2 volts of  $V_{DD}$  or after a timeout (the precondition time), whichever comes first. By placing a capacitor across the resistor from ILIM to  $V_{DD}$ , this precondition time can be increased to avoid false current limiting due to switching noise.

The minimum value for the current-limit resistor R9 is selected using the following data sheet equation:

$$R_{lim} = \frac{I_{lim} \times R_{DS(on)} - V_{Offset}}{I_{Sink}} \quad (2)$$

Where:

$$I_{LIM} = I_{OUT(max)} \times 12.25 \text{ Amps}$$

$$R_{DS(on)} = 0.010 \text{ }\Omega \text{ max}$$

$$V_{offset} = -0.030 \text{ mV max}$$

$$I_{SINK} = 80 \text{ }\mu\text{A min}$$

For a current limit of 12.25 amps,  $R_{LIM} = 1.2 \text{ k}\Omega$ .

### 3.3 Disable (TP12, Q3)

TPS40077EVM-001 provides a Disable input (TP12) that allows the user to evaluate the TPS40077's Enable Function. When a positive signal at TP12 turns on Q3, its Drain pulls the SS (U1 Pin 6) to ground and disables the TPS40077 IC. The threshold at the Device pin for the disable is 0.25 Volts. When the part is disabled, both FET Drivers are off.

## 3.4 Test Set Up

### 3.4.1 Equipment

#### 3.4.1.1 Voltage Source

$V_{12V\_IN}$

The input voltage source ( $V_{12V\_IN}$ ) should be a 0–15 V variable-DC source capable of 5 A DC. Connect  $V_{12V\_IN}$  to J1 as shown in [Figure 3](#).

#### 3.4.1.2 Meters

- A1: 0-5 A DC, ammeter
- V1:  $V_{12V\_IN}$ , 0-15 V voltmeter
- V2:  $V_{1V5\_OUT}$  0-5 V voltmeter


#### 3.4.1.3 Loads

LOAD1

The Output Load (LOAD1) should be a constant-current mode electronic load capable of 0-15 A DC at 1.8 V.

#### 3.4.1.4 Oscilloscope

A digital or analog oscilloscope can be used to measure the ripple voltage on  $V_{OUT}$ . The oscilloscope should be set for 1-M $\Omega$  impedance, 20-MHz bandwidth, AC coupling, 1- $\mu$ s/division horizontal resolution, 20-mV/division vertical resolution for measuring output ripple. TP9 and TP10 can be used to measure the output ripple voltage by placing the oscilloscope probe tip through TP9 and holding the ground barrel to TP10 as shown in [Figure 2](#). For a hands free approach, the loop in TP10 can be cut and opened to cradle the probe barrel. Using a leaded ground connection should be avoided because it induces additional noise due to its large ground-loop area.



**Figure 2. Output Ripple Measurement – Tip and Barrel Using TP9 and TP10**

#### 3.4.1.5 Recommended Wire Gauge

$V_{12V\_IN}$  to J1

The connection between the source voltage,  $V_{12V\_IN}$  and J1 of HPAXXX can carry as much as 3 A DC. The minimum recommended wire size is AWG #16 with the total length of wire less than 4 feet (2 feet input, 2 feet return).

J2 to LOAD1 (Power)

The power connection between J2 of HPAXXX and LOAD1 can carry as much as 15 A DC. The minimum recommended wire size is 2  $\times$  AWG #16, with the total length of wire less than 4 feet (2 feet output, 2 feet return).

### 3.5 Equipment Setup

Shown in Figure 3 is the basic test set up recommended to evaluate the TPS40077EVM-001. Note that although the return for J1 and J2 are the same, the connections should remain separate as shown in Figure 2.

#### 3.5.1 Procedure

1. Working at an ESD workstation, make sure that any wrist straps, bootstraps or mats are connected referencing the user to earth ground before power is applied to the EVM. Electrostatic smock and safety glasses should also be worn.
2. Prior to connecting the DC input source,  $V_{12V\_IN}$ , it is advisable to limit the source current from  $V_{12V\_IN}$  to 5.0A maximum. Make sure  $V_{12V\_IN}$  is initially set to 0 V and connected as shown in Figure 3.
3. Connect a resistive shunt R1 (1  $\Omega$ /10 W) between  $V_{12V\_IN}$  and J1 as shown in Figure 3.
4. Connect Voltmeter V1 to TP1 and TP2 as shown in Figure 3.
5. Connect Voltmeter V2 across the resistive shunt as shown in Figure 3.
6. Connect LOAD1 to J2 as shown in Figure 3. Set LOAD1 to constant current mode to sink 0 A DC before  $V_{12V\_IN}$  is applied.
7. Connect Voltmeter V3 to Output J2 as shown in Figure 3.
8. Connect Oscilloscope probe to TP9 and TP10 as shown in Figure 3.

#### 3.5.2 Diagram





Figure 3. TPS40077EVM-001 Recommended Test Set-Up



**Figure 4. Control Loop Measurement Setup**

### 3.6 Start Up / Shut Down Procedure

1. Increase  $V_{12V\_IN}$  from 0 V to 12 V DC.
2. Vary LOAD1 from 0–10 A DC
3. Vary  $V_{12V\_IN}$  from 8 V DC to 16 V DC
4. Decrease LOAD1 to 0 A.

### 3.7 Control Loop Gain and Phase Measurement Procedure

1. Connect 1 kHz–1 MHz isolation transformer to TP3 and TP6 as shown in [Figure 6](#)
2. Connect input-signal amplitude-measurement probe (channel A) to TP3 as shown in [Figure 6](#)
3. Connect output-signal amplitude measurement probe (channel B) to TP6 as shown in [Figure 6](#)
4. Connect ground lead of channel A and channel B to TP8 as shown in [Figure 6](#)
5. Inject 25 mV or less signal across R12 through isolation transformer
6. Sweep frequency from 1 kHz to 1 MHz with 10 Hz or lower post filter
7. Control-loop gain can be measured by 
$$20 \times \text{LOG} \left( \frac{\text{Channel B}}{\text{Channel A}} \right)$$
8. Control-loop phase is measured by the phase difference between channel A and channel B
9. Disconnect isolation transformer from TP3 and TP6 before making other measurements (Signal injection into feedback may interfere with accuracy of other measurements)

### 3.8 Equipment Shutdown

1. Shut Down Oscilloscope
2. Shut down LOAD1
3. Shut down  $V_{12V\_IN}$

## 4 TPS40077EVM Typical Performance Data and Characteristic Curves

Figure 7 and Figure 8 present typical performance curves for the TPS40077EVM-001. Since actual performance data can be affected by measurement techniques and environmental variables, these curves are presented for reference and may differ from actual field measurements.

### 4.1 Efficiency




Figure 5. TPS40077EVM-001 Efficiency

## 4.2 Line and Load Regulation




Figure 6. TPS40077EVM-001 Line and Load Regulation

## 5 EVM Assembly Drawings and Layout

The following figures (Figure 7 through Figure 10) show the design of the TPS40077EVM-001 printed circuit board. The EVM has been designed using a double-sided, 2-oz copper-clad circuit board, 2.0"×3.0", with all components on the top side to allow the user to easily view, probe and evaluate the TPS40077 in a practical application. Moving components to both sides of the PCB or using additional internal layers can offer additional size reduction for space-constrained systems.




Figure 7. TPS40077EVM-001 Component Placement (Viewed from Top)




Figure 8. TPS40077EVM-001 Silkscreen (Viewed from Top)



Figure 9. TPS40077EVM-001 Top Copper (Viewed from Top)




Figure 10. TPS40077EVM-001 Bottom Copper (X-Ray View from Top)

## 6 List of Materials

Table 3 lists the EVM components as configured according to the schematic shown in Figure 1.

**Table 3. Bill of Materials**

COUNT	RefDes	Value	Description	Size	Part Number	MFR
1	C1	470 $\mu$ F	Capacitor, Aluminum, 470- $\mu$ F, 25-V, 20%	0.457 x 0.406	EEVFK1E471P	Panasonic
3	C12, C14, C15	22 $\mu$ F	Capacitor, Ceramic, 22 $\mu$ F, 16V, X5R, 20%	1812	C4532X5R1C226MT	TDK
1	C13	2.2 nF	Capacitor, Ceramic, 25V, X7R 20%]	0603	Std	Vishay
1	C16	470 $\mu$ F	Capacitor, Aluminum, SM, 6.3V, 300m $\Omega$ (FC series)	8x10mm	Std	Panasonic
1	C17	47 $\mu$ F	Capacitor, Ceramic, 47- $\mu$ F, 6.3-V, X5R, 20%	1812	C4532X5R0J476MT	TDK
2	C2, C10	0.1 $\mu$ F	Capacitor, Ceramic, 25V, X7R, 20%	0603	Std	Vishay
1	C3	15 nF	Capacitor, Ceramic, 25V, X7R, 20%	0603	Std	Vishay
1	C4	51 pF	Capacitor, Ceramic, 25V, X7R, 20%	0603	Std	Vishay
1	C5	300 pF	Capacitor, Ceramic, 25V, X7R 20%	0603	Std	Vishay
1	C6	680 pF	Capacitor, Ceramic, 25V, X7R 20%	0603	Std	Vishay
1	C7	10 pF	Capacitor, Ceramic, 25V, COG 20%	0603	Std	Vishay
2	C8, C11	0.1 $\mu$ F	Capacitor, Ceramic, 25V, X7R, 20%	0603	Std	Vishay
1	C9	1 $\mu$ F	Capacitor, Ceramic, 25V, X7R, 20%	0805	Std	Vishay
1	D1		Diode, Schottky, 200-mA, 30-V	SOT23	BAT54	Vishay
2	J1, J2	ED1609-ND	Terminal Block, 2-pin, 15-A, 5.1mm	0.40 x 0.35	ED1609	OST

**Table 3. Bill of Materials (continued)**

COUNT	RefDes	Value	Description	Size	Part Number	MFR
1	J3		Header, 2-pin, 100mil spacing, (36-pin strip)	0.100 × 2	PTC36SAAN	Sullins
1	L1	2.5 $\mu$ H	Inductor, SMT, 2.5 $\mu$ H, 16.5 A, 3.4 m $\Omega$	0.515 × 0.516	MLC1550-252ML	Coiltronics
1	Q1		MOSFET, NChannel, 30V, 18A, 8.0 m $\Omega$	PWRPAK S0-8	Si7860DP	Vishay
1	Q2		MOSFET, NChannel, 30V, 18A, 40 m $\Omega$	PWRPAK S0-8	Si7886ADP	Vishay
1	Q3		MOSFET, Nch, 25V, 220-mA, 5 $\Omega$	SOT23	2N7002	Vishay
1	R1	10 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R10	330 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R12	51 $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R13	1 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
2	R2, R6	165 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R3	32.4 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
2	R4, R11	0 $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R5	57 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R7	51.0 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R8	14.7 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
1	R9	1.8 k $\Omega$	Resistor, Chip, 1/16W, 20%	0603	Std	Std
10	TP1, TP3–TP7, TP9, TP11–TP13		Test Point, Red, Thru Hole Compact Style	0.125 × 0.125 inch	5005	Keystone
2	TP2, TP10		Test Point, Black, Thru Hole Compact Style	0.125 × 0.125 inch	5006	Keystone
1	TP8		Adaptor, 3.5-mm probe clip ( or 131-5031-00)	0.2	131-4244-00	Tektronix
1	U1		IC	PWP16	TPS40077PWP	Texas Instruments
<p>Notes: These assemblies are ESD sensitive, ESD precautions shall be observed.</p> <ol style="list-style-type: none"> <li>1.</li> <li>2. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.</li> <li>3. These assemblies must comply with workmanship standards IPC-A-610 Class 2.</li> <li>4. Ref designators marked with an asterisk (***) cannot be substituted.</li> </ol> <p>All other components can be substituted with equivalent MFG's components.</p>						

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265