

# ***Designing the TMS320C548/9 DSP Development Board***

---

*Art Chen  
John Wong*

*Digital Signal Processing Solutions*

## **Abstract**

This application brief describes the design of the Texas Instruments (TI™)TMS320C548/9 development board (DVB) from both the hardware and software approach. The DVB is a simple stand-alone application board used to evaluate the performance and characteristics of the TMS320LC548-80, TMS320LC549-80, and TMS320VC549-80 digital signal processor (DSP) hardware and software.

The TMS320C548/9 DVB contains two boards connected by two box-style connectors:

- TMS320C548/9 DSP board
- Analog interface circuit (AIC) board

The DVB contains the TMS320LC548 or TMS320VC549 DSP and provides full-speed verification of TMS320C54x codes. The DVB transmits and receives the audio signals via the AIC and operational amplifier (OP Amp, OPA) port. The DVB transmits and receives the PSTN signals via the AIC and data access arrangement (DAA) port. The DVB connects with the XDS-510 (JTAG—Joint Testing Action Group, IEEE1149.1 Standard) and uses the TMS320C54x ('C54x) emulation software as a debugging tool.

This application brief discusses the technologies behind the power system, clock, AIC/OPA, AIC/DAA, and DSP. We focus on the memory configuration and code development for direct communication between on-chip synchronized serial port and serial devices AIC, especially on the telephony.

The authors extend their deep appreciation to Kevin Chang, Max Chyou, and Ted Lee from the ASP-WCBU application team; Ryan Hsiao from MSLP; Mandy Tsai from the Taiwan FAE team; and the members of the DSP champion team for their invaluable help in this project.



## Contents

Introduction .....	3
TMS320LC548, LC549, and VC549 DSPs .....	4
JTAG (XDS-510) .....	7
Power System .....	8
External Program Memory .....	9
TLC320AD50 Analog Interface Circuit .....	13
TLC2274 Operational Amplifier .....	15
Public Service Telephone Network Interface .....	16
Layout Issues and Connector Definition .....	17
Appendix A. TMS320C548/9 Development Board Schematics .....	19
Appendix B. Bill of Materials .....	32
References .....	34

## Figures


Figure 1. TMS320C548/9 DVB Block Diagram .....	3
Figure 2. TMS320LC548 DSP PGE Package Top View .....	5
Figure 3. TMS320LC549 and VC549 DSP PGE Package Top View .....	6
Figure 4. JTAG Cable Header and Signals .....	7
Figure 5. Power and Ground System .....	8
Figure 6. Configuration of the External Memory .....	9
Figure 7. DSP External Memory Read Timing .....	11
Figure 8. SRAM Read Timing .....	11
Figure 9. DSP External Memory Write Timing .....	12
Figure 10. SRAM Write Timing .....	12
Figure 11. TLC320AD50 Functional Block Diagram .....	13
Figure 12. AIC Connect With DSP by Synchronous Serial Port .....	14
Figure 13. Differential Input .....	15
Figure 14. Single Ending Output .....	16
Figure 15. PSTN Interface .....	17
Figure 16. TMS320C548/9 Development Board .....	19
Figure 17. TMS320C548/9 DSP Board .....	19
Figure 18. TMS320C548/9 DSP and Clock .....	20
Figure 19. TMS320C548/9 Development Board JTAG Connector .....	21
Figure 20. TMS320C548/9 Development Board Power System .....	22
Figure 21. TMS320C548/9 Development Board 128K Words (Type 1) Memory System .....	23
Figure 22. TMS320C548/9 Development Board 256K Words (Type 2) Memory System .....	24
Figure 23. TMS320C548/9 Development Board I/O Connectors on DSP Board .....	25
Figure 24. Analog Interface Circuit Board .....	26
Figure 25. TMS320C548/9 Development Board I/O Connectors on AIC Board .....	27
Figure 26. Audio Interface .....	28
Figure 27. PSTN Control Interface .....	29
Figure 28. PSTN Interface .....	30
Figure 29. TMS320C548/9 Development Board Placement .....	31

## Introduction

The TMS320C548/9 DVB enhances the ability to create your own project by implementing software codes, building connection boards, and expanding your system as desired. Figure 1 shows the DVB block diagram, which includes the following components:

- ❑ TMS320LC548PGE-80, TMS320LC549PGE-80, or TMS320VC549PGE-80 DSP
- ❑ 128K words or 256K words SRAM program memory space
- ❑ JTAG (Joint Testing Action Group, XDS-510) port
- ❑ Power supply for 5 V, 3.3 V, 2.5 V
- ❑ 12.288-MHz oscillator for both the DSP and the analog interface
- ❑ TLC320AD50C AIC and TLC2274 operational amplifier for the audio interface port
- ❑ TLC320AD50C AIC and Ericsson PBL-38581 DAA for the PSTN interface port

Figure 1. TMS320C548/9 DVB Block Diagram



The TMS320C54x generation of the TI TMS320 DSP is fabricated using static CMOS integrated circuit technology. The combination of advanced modified Harvard architecture with one program bus and three data memory buses, additional on-chip peripherals, on-chip data memory, and a highly specialized instruction set is the basis for the operational flexibility and speed of this device.



## TMS320LC548, LC549, and VC549 DSPs

The TMS320LC548, TMS320LC549, and TMS320VC549 DSPs are packaged in a 144-pin PGE TQFP (selected) and 144-pin GGU BGA and include the following features:

- Low-power enhanced-architecture device (LEAD) core CPU
- Advanced Multibus architecture With three separate 16-bit data memory buses and one program memory bus
- 40-bit arithmetic logic unit (ALU), including a 40-bit barrel shifter and two Independent 40-bit accumulators
- Compare, select, and store unit (CSSU) for the add/compare selection of the Viterbi operator
- Two address generators with eight auxiliary registers and two auxiliary register arithmetic units (ARAUs)
- 8192K x 16-bit program memory, 64K x 16-bit data memory, and 64K x 16-bit I/O memory space
- On-chip 16-bit timer
- Single-instruction repeat and block repeat operations for program code
- Block-memory-move Instructions for better program and data management
- Wait states software programmable to each space
- Phase-locked loop (PLL), software programmable
- One time-division multiplexed (TDM) serial port
- Two buffered serial ports (BSPs)
- XDS-510 (JTAG) port, fully supported

Figure 2 and Figure 3 show the top view of the 144-pin TMS320LC548, TMS320LC549, and TMS320VC549 DSP PGE packages, which include the following pin groups:

- Parallel data (D0~D15), address bus (A0~A22), and memory control signals  
Used for data transfer between the DSP and external memory
- Initialization, interrupts, and reset operation control pins  
Provide direct control of the DSP
- Synchronous serial port (BSP and TDM) signals  
Communicates with the host or other devices having the same kind of the port
- Multiprocessing signals  
Cooperates with other DSPs
- Oscillator, PLL, and timer signals
- Power supply pins in TMS320VC549  
CVDD and CVSS are provided for the CPU, and DVDD and DVSS are provided for the peripheral.
- JTAG signals  
Defined in the IEEE1149.1 standard and accessed by the emulator



Appendix A shows circuit schematics designed using these pin definitions.

The key point regarding the DSP system design is the control logic, especially on the READY and HOLD pins. These two pins must be pulled high for the DSP to work properly. Pulled-high resistors are suggested for the driving current and floating signal avoidance.

If the clock input is lower than 2 VDC, the PLL in the TMS320LC549 will not work because the 5-V oscillator is driven by 3.3 VDC. Because the 3.3-V oscillator is difficult to distinguish from the 5-V oscillator in the retail shop, use care to select the correct oscillator.

Note that the TMS320C549 can only use the C Source Debugger (emulator software) revision 1.70 or later. If the EMU5xxWM for the multiple DSP must be used, the Board.Dat (edited by Composer.Exe) must also be used.

Figure 2. TMS320LC548 DSP PGE Package Top View







Figure 3. TMS320LC549 and VC549 DSP PGE Package Top View



The TMS320C54x is the most cost-effective DSP chip with high MIPS in the fixed-point DSP family, especially in wireless communication. The device is built on the high-performance LEAD core and integrates on-chip peripherals that make it well-suited for a variety of applications, including:

- GSM
- Digital communication system
- Personal communication system
- Wireless local loop
- Digital cordless telephony
- Feature phones
- Phone-like data modems for LCD phone displays
- Caller ID




- DTMF
- Voice mail
- Centrex modems

The TMS320C54x DSP is designed so that manufacturers of high-volume applications can reap the benefits of high-performance DSPs without paying the higher prices historically associated with them. System code and hardware development for the LEAD core is supported using JTAG scan-based emulation. The serial scan interface to the core is bonded out of the device so that the XDS-510 system emulator can interface with the DSP core. In this way, the system tested and verified using the TMS320C548/9 DVB can be designed with or without a connection board (AIC board).

## JTAG (XDS-510)

To perform emulation with the XDS-510 following the IEEE 1149.1 specification, the target system must have a 14-pin header (two 7-pin rows, pin-to-pin spacing = 0.1", pin size = 0.025 in<sup>2</sup>, pin length = 0.235") with connections shown in Figure 4. Seven pins on the TMS320C54x DSP chip are used for the JTAG. These pins, as well as the power supply pins, are mapped to the 14-pin header.

Figure 4. JTAG Cable Header and Signals



### CAUTION:

Cut the No Pin (pin 6) to avoid plugging the connector in the wrong direction and thus connecting the Presence Detect pin (5) with ground and the GND pin (10) with VCC (3.3 V). This would connect the Presence Detect pin and VCC with possibly serious results.

## Power System

The power system design of the TMS320C548/9 DVB is 5 VDC, 3.3 VDC, and 2.5 VDC. The DVB includes more capacitors for noise bypass and an LED as a power indicator. The DC-5V adapter with DJ005A  $\phi$ 2.1 connector is used. The 5 VDC supports analog devices such as the AIC and OP Amp. The 3.3 VDC supports most of the digital devices. If the TMS320VC549 is used, the 2.5 VDC is required for the CPU core only.

The DVB design includes the TI TPS7150, TPS7133, and TPS71025 micropower low-dropout (LDO) voltage regulators to satisfy power supply requirements.

The most important design consideration for the DVB power system is to use several ferrite beads (a kind of core, 800 ohms/100 MHz = 1.27  $\mu$ H) between each VCC and each ground to avoid noise and EMI (electromagnetic interference) issues (see Figure 5). Because the resistance of the inductor in the frequency domain is

$$Z(f) = j2\pi fL$$

where


$j$  = the image value

$f$  = the frequency value

$L$  = the inductor value

thus, the high frequency of the noise generated from the digital ground cannot interfere with the analog ground. Analog devices, such as the AIC and OPA, will work more stable than before. In addition, this approach avoids noise and EMI problems because the analog devices are used always as the front-end components.

Figure 5. Power and Ground System





The other consideration for noise prevention is shielding and cutting. Some ground portions are spread equally on the board, and these ground shields separate noise radiation. To avoid excessive noise passing by GND or VCC, the area (such as the PSTN) is cut from the power system and connected with a thread.

## External Program Memory


When selecting SRAM, memory depth (how many K size?) is more important than memory width (how many bits, nibbles, bytes, words?).

The reason is that additional glue logic (such as the OR gate) should be used, although extra gate delay will be generated. Because the very high-speed SRAM is hard to find and expensive, and memory access time is important for the DSP system design, any other logic gate will delay system performance.

The other point is that because most memory control signal is active low, the control logic must be inverse logic.

Many kinds of internal memory configurations can be used with the TMS320C548/9 DVB. The 32K DARAM in the TMS320LC548 and TMS320VC549 can be used as program memory or data memory and is controlled by OVLY. An important fact should be noted. The internal memory can be used as data memory or data/program memory but cannot be used as program memory only. This means that external data memory can be selected only from 8000h to FFFFh, if OVLY = 1. Thus, the best method uses internal memory as data memory and external memory as program memory.

Figure 6. Configuration of the External Memory



The TMS320C548/9 DVB 128K-word (Type 1) or 256K-word (Type 2) external memory is determined while the components are mounted (see Figure 6). The memory should be very high-speed asynchronous SRAMs.



Because the more than 66 MIPS calculation capability is applied in the TMS320C548/9 DVB, the program SRAM access time must be around 10 ns. Table 1 summarizes the relationship between the MIPS and the access time of the program SRAM. The larger value is for reference only because the required high-speed SRAM is expensive and difficult to find. On the DVB, the 8-ns SRAM is working properly with the TMS320LC548-80 in 80 MIPS.

Table 1. Relationship Between MIPS and SRAM Access Time

DSP Calculation Capability (MIPS)	SRAM Access Time 'LC54x-80 (ns)	SRAM Access Time 'VC54x-100 (ns)
63	$8.4 < t < 15.4$	$9.9 < t < 15.9$
66	$7.7 < t < 14.7$	$9.2 < t < 15.2$
73	$6.2 < t < 13.2$	$7.7 < t < 13.7$
80	$5 < t < 12$	$6.5 < t < 12.5$
100		$4 < t < 10$

Figure 7 through Figure 10 show the memory read and write timing diagrams of the external memory system. In these diagrams, the key elements are  $t_{a(A)m}$ ,  $t_{su(D)R}$ , and  $t_{h(D)R}$ .

For example, if the TMS320LC548-80 is used and the speed is 80 MIPS, the access time must be  $12.5 - 7.5 = 5$  ns. It is no guarantee, but, if the TI process is trustworthy, the  $t_{su(D)R}$  (setup time) and  $t_{h(D)R}$  (hold time) can be taken as part of the access time. Therefore, the access time might be extended to  $12.5 - 7.5 + 5 + 2 = 12$  ns (too dangerous).

An OR gate controls the read and write on SRAM by MSTRB and R/W; at least 3.5 ns absolutely required. If the DSP is reading, no transaction time is needed because R/W is always high. Because the writing time is much longer than the reading time, the gate delay of the OR gate must be acceptable.



Figure 7. DSP External Memory Read Timing




Figure 8. SRAM Read Timing






Figure 9. DSP External Memory Write Timing





Figure 10. SRAM Write Timing





## TLC320AD50 Analog Interface Circuit

The TLC320AD50 provides high-resolution analog signal conversion from digital-to-analog (D/A) and analog-to-digital (A/D) using oversampling sigma-delta technology and includes an interpolation filter before the D/A converter (DAC) and a decimation filter after the A/D converter (ADC). The sigma-delta architecture produces high resolution A/D and D/A conversion at a low system cost.


The AIC is connected to the DSP using the synchronous serial port. Because the Master/Slave mode is supported in the TLC320AD50, the multi-line or the multi-signal input/output can be executable in a synchronous serial port.

The AIC includes the following features:

- ❑ Requires 3.3 VDC for digital power supply and 5 VDC for analog power supply
- ❑ Synchronous serial port Interface
- ❑ Requires one-order anti-aliasing filter
- ❑ 88-dB dynamic-range ADC and DAC in 2s-complement data format
- ❑ Programmable ADC and DAC conversion rate
- ❑ Programmable input and output gain control
- ❑ Maximum conversion rate: 22.05 kHz

Figure 11 shows the TLC320AD50 AIC functional block diagram and package top view.

Figure 11. TLC320AD50 Functional Block Diagram



NOTE: Pin numbers shown are for the DW package.



Use the asynchronous serial port to send information controlling the configuration and performance parameters by several available data registers. The data in the registers set up the device for a given mode of operation and application. The anti-aliasing input low-pass filter is a one-order R-C filter, which should be connected between the TLC320AD50 and the input signals.

Because the TLC320AD50 is only a one-frame, synchronous signal, we should connect the 'C54x/FSR and 'C54x/FSX with the 'AD50/FS pin. The transmit and receive clock are of the same design. Figure 12 shows the connection between the AIC and DSP.

Figure 12. AIC Connect With DSP by Synchronous Serial Port







Figure 14. Single Ending Output



To enlarge the input and output signals, semi-variable resistors are used as input resistors of the operational amplifiers. Unfortunately, because the DC signals are enlarged along with the AC signals, the operational amplifiers are easily saturated. For this reason, two capacitors are cascaded between the operational amplifiers and the I/O connectors as the AC couplers. Only AC signals that are large enough can be received and transmitted.


## Public Service Telephone Network Interface

The Loop-Start Public Service Telephone Network (PSTN) interface is combined with a hybrid circuit and an AIC, a latched buffer, and a 3-state buffer to connect with the DSP.

There are two kinds of circuits in the PSTN Interface. One is the signal part. The signal from the PSTN is a two-wire signal. The hybrid circuit must transfer to a four-wire signal, then digitize the signal by the AIC to the DSP.

The other circuit is the control signals. Hook, Dial\_Pulse, and Mute are the output control signals. DSP should send the control signals through the latched buffer, or the signals will be lost. The Ring\_Detection input signal tells the DSP that a call is coming from the PSTN. The DSP should connect with this signal using the 3-state buffer, or the data bus must be in conflict. Figure 15 shows the PSTN Interface.

Figure 15. PSTN Interface



## Layout Issues and Connector Definition

Because of the high frequencies of the signals running on the data and address buses between the TMS320C548/9 DSP and SRAMs, these two components must be placed as close and symmetrical as possible to each other. For the same reason, much noise is generated around these buses, which is why a four-layer board is implemented.

The shielding by ground on both the component and solder side is used for noise prevention. This technology is very useful for noise absorption, so the cross talk between the signal lines can be reduced. But this technology must not be used everywhere. Because high energy is produced in the PSTN, the ground should be cut to avoid the noise source.

For easy debugging and testing, the test connectors are placed together with the I/O connectors. These two connects are duplicated pin-to-pin.

The TMS320C548/9 DVB offers the flexibility DSP application engineers require in an evaluation or development tool. A variety of component packages can be used:

- Either DIP or SMD LED and ferrite-bead package
- Either 0805 or 0603 resistors and capacitors
- Either full- or half-size oscillator
- Any one of three kinds of semi-variable resistor packages
- Both phone jack and RCA connector can be used

Several connectors for the extension board are reserved; thus, you can make your own design using the DVB.



A basic rule in connector definition is that any VCC must not short with any GND in any situation. This means that the system will not be shorted even if customers make a mistake.

The second rule is to assign the power pins as much as possible to ensure system stability.



## Appendix A. TMS320C548/9 Development Board Schematics

Figure 16. TMS320C548/9 Development Board




Figure 17. TMS320C548/9 DSP Board






Figure 18. TMS320C548/9 DSP and Clock






Figure 19. TMS320C548/9 Development Board JTAG Connector






Figure 20. TMS320C548/9 Development Board Power System







Figure 21. TMS320C548/9 Development Board 128K Words (Type 1) Memory System



MCM6926A-8: AccessTime 8nS, Operating 150mA, Standby 20mA





Figure 23. TMS320C548/9 Development Board I/O Connectors on DSP Board






Figure 24. Analog Interface Circuit Board






Figure 25. TMS320C548/9 Development Board I/O Connectors on AIC Board






Figure 26. Audio Interface






Figure 27. PSTN Control Interface






Figure 28. PSTN Interface







Figure 29. TMS320C548/9 Development Board Placement





## Appendix B. Bill of Materials

Item	Quantity	Reference	Part
1	40	C1,C2,C3,C5,C6,C7,C8,C9,C10,C14,C15,C16,C18,C20,C21,C22,C23,C24,C26,C29,C30,C31,C32,C33,C34,C35,C36,C37,C38,C39,C41,C44,C45,C46,C47,C49,C53,C55,C59,C67	0.1uF(104p)/Y5U/0805
2	10	C4,C17,C19,C25,C27,C28,C40,C42,C43,C61	4.7µF/TAND/SMD
3	4	C11,C12,C13,C69	10µF/16V/SMD
4	4	C48,C50,C65,C70	2.7nF(272p)/X7R/0805
5	5	C51,C52,C57,C63,C68	104pF/0805
6	1	C54	10nF(103P)/0805
7	1	C56	68pF/0805
8	1	C58	47nF(473p)/0805
9	2	C71,C60	22nF(223p)/0805
10	1	C62	100nF(104p)/0805
11	1	C64	68uF/16V/SMD
12	1	C66	220nF(224p)/0805
13	1	C72	0.68uF/250V/DIP
14	2	C73,C74	10µF/16V/SMD
15	1	DB1	1N4004/SMD
16	1	D1	MLED71
17	3	D2,D3,D4	1N4148/SMD
18	2	D5,D6	10V/SMD
19	1	D7	5.6V/SMD
20	1	D8	12V/1.3W/SMD
21	1	D9	82V/SMD
22	1	ISO1	PC817 PhotoCoupler/DIP
23	1	JP1	PIN .1" 7X2
24	2	JP13,JP2	PIN .1" 2X3
25	9	JP3,JP4,JP5,JP7,JP8,JP14,JP15,JP16,JP17	PIN .1" 1X3
26	1	JP6	PIN .1" 10X2
27	2	JP10,JP9	25X2 90D MALE + PIN .1" 25X2F x 2
28	2	JP12,JP11	BOX 25X2 90D FEMALE + PIN .1" 25X2F
29	1	JP18	RJ-11 6P4C
30	1	J1	DJ005A 2.1
31	2	J2,J3	RCA 1P
32	2	J5,J4	PHONEJACK 3P
33	1	K1	2C05 Relay
34	10	L1,L2,L3,L4,L5,L6,L7,L8, L9,L10	800Ohm/100MHz/DIP
35	1	OSC1	16MHz/Socket
36	1	OSC2	12.288MHz/Socket
37	1	Q1	KST3904/SMD
38	1	Q2	2SC2412/SMD



Item	Quantity	Reference	Part
39	1	Q3	A42/DIP
40	1	Q4	BSS92/DIP
41	1	RV1	VARISTOR/250V/DIP
42	30	R1,R2,R3,R4,R5,R6,R7,R8,R9,R13,R14,R15,R16,R17,R18,R19,R20,R21,R22,R23,R25,R27,R28,R30,R32,R33,R35,R44,R45,R64	4.7K(472)/0805
43	3	R10,R11,R12	250K/.25W/DIP
44	4	R24,R29,R49,R55	1K(102)/0805
45	11	R26,R40,R41,R42,R43,R48,R51,R53,R54,R59,R62	10K(103)/0805
46	1	R31	220(221)/0805
47	1	R34	18K(183)/0805
48	1	R36	820(821)/0805
49	1	R37	22K(223)/0805
50	2	R52,R38	51K(513)/0805
51	1	R39	51K(513)/0805
52	1	R46	300(301)/0805
53	1	R47	3.9K(392)/0805
54	1	R50	100(101)/0805
55	1	R56	4.7K/.5W/DIP
56	2	R57,R58	100K-SVR-10Turn/DIP
57	1	R60	100K(104)/0805
58	1	R61	330K(334)/0805
59	1	R63	3.9/0805
60	1	SW1	RESET
61	4	U1,U6,U9,U10	MCM6929AWJ-8
62	1	U2	TPS7150D
63	1	U3	TPS7133D
64	1	U4	TPS71025D
65	2	U5,U8	MCM6926AWJ-8
66	1	U7	TMS320LC548PGE-80
67	1	U11	SN74LVC32D
68	1	U12	SN74LVC373APW
69	1	U13	SN74LVC244APW
70	1	U14	PBL38581SO20
71	2	U15,U16	TLC320AD50DW
72	1	U17	TLC2274CPW



## References

- TMS320C54x, TMS320LC54x Fixed-Point Digital Signal Processors*, Literature number SPRS039, Texas Instruments
- TMS320C54x, TMS320LC54x Datasheet Addendum*
- TMS320C54x DSP CPU and Peripherals Reference Set Volume 1*, Literature number SPRU131, Texas Instruments
- TMS320C54x DSP Mnemonic Instruction Set Reference Set Volume 2*, Literature number SPRU172, Texas Instruments
- TMS320C54x DSP Algebraic Instruction Set Reference Set Volume 3*, Literature number SPRU179, Texas Instruments
- TMS320C54x DSP Application Guide Reference Set Volume 4*, Literature number SPRU173, Texas Instruments
- TMS320C54x Optimizing C Compiler User's Guide*, Literature number SPRU103, Texas Instruments
- TMS320C54x Assembly Language Tools User's Guide*, Literature number SPRU102, Texas Instruments
- TMS320C54x DSKplus User's Guide DSP Starter Kit*, Literature number SPRU191, Texas Instruments
- TMS320C54x Evaluation Module Technical Reference*, Literature number SPRU135, Texas Instruments
- Calculation of TMS320LC54x Power Dissipation Application Report*, Literature number SPRA164, Texas Instruments
- Telecommunications Applications With the TMS320C5x DSP Application Book*, Literature number SPRU033, Texas Instruments
- TLC320AD50C Data Manual*, Literature number SLAS131, Texas Instruments
- TLC2274, TLC2274A, TLC2274Y Advanced LinCMOS™ QUAD Operational Amplifiers*, Literature number SLOS106, Texas Instruments
- SN74LVCU04A Hex Inverter*, Literature number SCAS282, Texas Instruments
- TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q, TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y Low-Dropout Voltage Regulators*, Literature number SLVS092, Texas Instruments
- TPS71025 Low-Dropout Voltage Regulator*, Literature number SLVS162, Texas Instruments
- SN54LVC373A, SN74LV373A Octal Transparent D-Type Latches With 3-State Outputs*, Literature number SCAS295, Texas Instruments
- Semiconductor Group Package Outlines Reference Guide*, Literature number SSYU001, Texas Instruments
- Motorola MCM6926A and MCM6929A Series 128Kx8 Asynchronous Fast SRAMs*, Motorola, Inc.
- Ericsson PBL 38581 DECT Line Interface Circuit*, Telefonaktiebolaget LM Ericsson



## TI Contact Numbers

---

### INTERNET

*TI Semiconductor Home Page*

[www.ti.com/sc](http://www.ti.com/sc)

*TI Distributors*

[www.ti.com/sc/docs/distmenu.htm](http://www.ti.com/sc/docs/distmenu.htm)

### PRODUCT INFORMATION CENTERS

#### *Americas*

Phone +1(972) 644-5580

Fax +1(972) 480-7800

Email [sc-infomaster@ti.com](mailto:sc-infomaster@ti.com)

#### *Europe, Middle East, and Africa*

Phone

Deutsch +49-(0) 8161 80 3311

English +44-(0) 1604 66 3399

Español +34-(0) 90 23 54 0 28

Français +33-(0) 1-30 70 11 64

Italiano +33-(0) 1-30 70 11 67

Fax +44-(0) 1604 66 33 34

Email [epic@ti.com](mailto:epic@ti.com)

#### *Japan*

Phone

International +81-3-3344-5311

Domestic 0120-81-0026

Fax

International +81-3-3344-5317

Domestic 0120-81-0036

Email [pic-japan@ti.com](mailto:pic-japan@ti.com)

#### *Asia*

Phone

International +886-2-23786800

Domestic

Australia 1-800-881-011

TI Number -800-800-1450

China 10810

TI Number -800-800-1450

Hong Kong 800-96-1111

TI Number -800-800-1450

India 000-117

TI Number -800-800-1450

Indonesia 001-801-10

TI Number -800-800-1450

Korea 080-551-2804

Malaysia 1-800-800-011

TI Number -800-800-1450

New Zealand 000-911

TI Number -800-800-1450

Philippines 105-11

TI Number -800-800-1450

Singapore 800-0111-111

TI Number -800-800-1450

Taiwan 080-006800

Thailand 0019-991-1111

TI Number -800-800-1450

Fax 886-2-2378-6808

Email [tiasia@ti.com](mailto:tiasia@ti.com)

TI and LinCMOS are trademarks of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.



## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty, or endorsement thereof.

Copyright © 1999 Texas Instruments Incorporated