

8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER

features

- **8-Bit Resolution**
- **Differential Linearity Error**
 - ± 0.3 LSB Typ, ± 1 LSB Max (25°C)
 - ± 1 LSB Max
- **Integral Linearity Error**
 - ± 0.6 LSB, ± 0.75 LSB Max (25°C)
 - ± 1 LSB Max
- **Maximum Conversion Rate of 40 Megasamples Per Second (MSPS) Max**
- **Internal Sample and Hold Function**
- **5-V Single Supply Operation**
- **Low Power Consumption . . . 85 mW Typ**
- **Analog Input Bandwidth . . . ≥ 75 MHz Typ**
- **Internal Reference Voltage Generators**


applications

- **Quadrature Amplitude Modulation (QAM) and Quadrature Phase Shift Keying (QPSK) Demodulators**
- **Digital Television**
- **Charge-Coupled Device (CCD) Scanners**
- **Video Conferencing**
- **Digital Set-Top Box**
- **Digital Down Converters**
- **High-Speed Digital Signal Processor Front End**

description

The TLC5540 is a high-speed, 8-bit analog-to-digital converter (ADC) that converts at sampling rates up to 40 megasamples per second (MSPS). Using a semiflash architecture and CMOS process, the TLC5540 is able to convert at high speeds while still maintaining low power consumption and cost. The analog input bandwidth of 75 MHz (typ) makes this device an excellent choice for undersampling applications. Internal resistors are provided to generate 2-V full-scale reference voltages from a 5-V supply, thereby reducing external components. The digital outputs can be placed in a high impedance mode. The TLC5540 requires only a single 5-V supply for operation.

PW OR NS PACKAGE
(TOP VIEW)




AVAILABLE OPTIONS

T _A	PACKAGE	
	TSSOP (PW)	SOP (NS)
–0°C to 70°C	TLC5540CPW	TLC5540CNSLE
–40°C to 85°C	TLC5540IPW	TLC5540INSLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

functional block diagram



schematics of inputs and outputs



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGND	20, 21		Analog ground
ANALOG IN	19	I	Analog input
CLK	12	I	Clock input
DGND	2, 24		Digital ground
D1–D8	3–10	O	Digital data out. D1:LSB, D8:MSB
\overline{OE}	1	I	Output enable. When $\overline{OE} = L$, data is enabled. When $\overline{OE} = H$, D1–D8 is high impedance.
V_{DDA}	14, 15, 18		Analog V_{DD}
V_{DDD}	11, 13		Digital V_{DD}
REFB	23	I	ADC reference voltage in (bottom)
REFBS	22		Reference voltage (bottom). When using the internal voltage divider to generate a nominal 2-V reference, the REFBS terminal is shorted to the REFB terminal and the REFTS terminal is shorted to the REFT terminal (see Figure 13 and Figure 14).
REFT	17	I	Reference voltage in (top)
REFTS	16		Reference voltage (top). When using the internal voltage divider to generate a nominal 2-V reference, the REFTS terminal is shorted to the REFT terminal and the REFBS terminal is shorted to the REFB terminal (see Figure 13 and Figure 14).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DDA} , V_{DDD}	7 V
Reference voltage input range, $V_{I(REFT)}$, $V_{I(REFB)}$, $V_{I(REFBS)}$, $V_{I(REFTS)}$	AGND to V_{DDA}
Analog input voltage range, $V_{I(ANLG)}$	AGND to V_{DDA}
Digital input voltage range, $V_{I(DGTL)}$	DGND to V_{DDD}
Digital output voltage range, $V_{O(DGTL)}$	DGND to V_{DDD}
Operating free-air temperature range, T_A : TLC5540C	0°C to 70°C
TLC5540I	–40°C to 85°C
Storage temperature range, T_{stg}	–55°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage	V _{DDA} –AGND	4.75	5	5.25	V
	V _{DDD} –AGND	4.75	5	5.25	
	AGND–DGND	–100	0	100	mV
Reference input voltage (top), V _{I(REFT)}		V _{I(REFB)} +1.8	V _{I(REFB)} +2	V _{DDA}	V
Reference input voltage (bottom), V _{I(REFB)}		0	0.6	V _{I(REFT)} –1.8	V
Analog input voltage range, V _{I(ANLG)} (see Note 1)		V _{I(REFB)}		V _{I(REFT)}	V
Full scale voltage, V _{I(REFT)} – V _{I(REFB)}		1.8		5	V
High-level input voltage, V _{IH}		4			V
Low-level input voltage, V _{IL}				1	V
Pulse duration, clock high, t _{w(H)}		12.5			ns
Pulse duration, clock low, t _{w(L)}		12.5			ns
Operating free-air temperature, T _A	TLC5540C	0		70	°C
	TLC5540I	–40		85	°C

(1) $1.8\text{ V} \leq V_{I(REFT)} - V_{I(REFB)} < V_{DD}$

electrical characteristics at $V_{DD} = 5\text{ V}$, $V_{I(REFT)} = 2.6\text{ V}$, $V_{I(REFB)} = 0.6\text{ V}$, $f_s = 40\text{ MSPS}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP	MAX	UNIT
E _L	Linearity error, integral	f _s = 40 MSPS, V _I = 0.6 V to 2.6 V	T _A = 25°C		±0.6	±1	LSB
			T _A = MIN to MAX			±1	
E _D	Linearity error, differential		T _A = 25°C		±0.3	±0.75	
			T _A = MIN to MAX			±1	
	Self bias (1), V _{RB}	Short REFB to REFBS	See Figure 13	0.57	0.61	0.65	V
	Self bias (1), V _{RT}	Short REFT to REFTS		2.47	2.63	2.80	
	Self bias (2), V _{RB}	Short REFB to AGND	See Figure 14	AGND			
	Self bias (2), V _{RT}	Short REFT to REFTS		2.18	2.29	2.4	
I _{ref}	Reference-voltage current	V _{I(REFT)} – V _{I(REFB)} = 2 V		5.2	7.5	12	mA
R _{ref}	Reference-voltage resistor	Between REFT and REFB terminals		165	270	350	Ω
C _i	Analog input capacitance	V _{I(ANLG)} = 1.5 V + 0.07 V _{rms}			4		pF
E _{ZS}	Zero-scale error	V _{I(REFT)} – V _{I(REFB)} = 2 V		–18	–43	–68	mV
E _{FS}	Full-scale error			–25	0	25	
I _{IH}	High-level input current	V _{DD} = 5.25 V,	V _{IH} = V _{DD}			5	μA
I _{IL}	Low-level input current	V _{DD} = 5.25 V,	V _{IL} = 0			5	
I _{OH}	High-level output current	$\overline{\text{OE}}$ = GND,	V _{DD} = 4.75 V, V _{OH} = V _{DD} – 0.5 V	–1.5			mA
I _{OL}	Low-level output current	$\overline{\text{OE}}$ = GND,	V _{DD} = 4.75 V, V _{OL} = 0.4 V	2.5			
I _{OZH} (I _{kg})	High-level high-impedance-state output leakage current	$\overline{\text{OE}}$ = V _{DD} ,	V _{DD} = 5.25, V _{OH} = V _{DD}			16	μA
I _{OZL} (I _{kg})	Low-level high-impedance-state output leakage current	$\overline{\text{OE}}$ = V _{DD} ,	V _{DD} = 4.75, V _{OL} = 0			16	
I _{DD}	Supply current	f _s = 40 MSPS, C _L ≤ 25 pF, NTSC‡ ramp wave input, See Note 1			17	27	mA

† Conditions marked MIN or MAX are as stated in recommended operating conditions.

‡ National Television System Committee

(1) Supply current specification does not include I_{ref}.

operating characteristics at $V_{DD} = 5\text{ V}$, $V_{RT} = 2.6\text{ V}$, $V_{RB} = 0.6\text{ V}$, $f_s = 40\text{ MSPS}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP	MAX	UNIT
f_s	Maximum conversion rate	$T_A = \text{MIN to MAX}$	40			MSPS
f_s	Minimum conversion rate	$T_A = \text{MIN to MAX}$		5		MSPS
BW	Analog input full-power bandwidth	At -3 dB , $V_{I(\text{ANLG})} = 2\text{ V}_{pp}$		75		MHz
t_{pd}	Delay time, digital output	$C_L \leq 10\text{ pF}$ (see Note 2)		9	15	ns
t_{PHZ}	Disable time, output high to Hi-Z	$C_L \leq 15\text{ pF}$, $I_{OH} = -4.5\text{ mA}$			20	ns
t_{PLZ}	Disable time, output low to Hi-Z	$C_L \leq 15\text{ pF}$, $I_{OL} = 5\text{ mA}$			20	ns
t_{pZH}	Enable time, Hi-Z to output high	$C_L \leq 15\text{ pF}$, $I_{OH} = -4.5\text{ mA}$			15	ns
t_{pZL}	Enable time, Hi-Z to output low	$C_L \leq 15\text{ pF}$, $I_{OL} = 5\text{ mA}$			15	ns
	Differential gain	NTSC 40 IRE‡ modulation wave,		1%		
	Differential phase	$f_s = 14.3\text{ MSPS}$		0.7		degrees
t_{AJ}	Aperture jitter time			30		ps
$t_{d(s)}$	Sampling delay time			4		ns
SNR	Signal-to-noise ratio	$f_s = 20\text{ MSPS}$	$f_1 = 1\text{ MHz}$		47	dB
			$f_1 = 3\text{ MHz}$	44	47	
			$f_1 = 6\text{ MHz}$		46	
			$f_1 = 10\text{ MHz}$		45	
		$f_s = 40\text{ MSPS}$	$f_1 = 3\text{ MHz}$		45.2	
			$f_1 = 6\text{ MHz}$	42	44	
$f_1 = 10\text{ MHz}$			42			
ENOB	Effective number of bits	$f_s = 20\text{ MSPS}$	$f_1 = 1\text{ MHz}$		7.64	Bits
			$f_1 = 3\text{ MHz}$		7.61	
			$f_1 = 6\text{ MHz}$		7.47	
			$f_1 = 10\text{ MHz}$		7.16	
		$f_s = 40\text{ MSPS}$	$f_1 = 3\text{ MHz}$		7	
			$f_1 = 6\text{ MHz}$		6.8	
THD	Total harmonic distortion	$f_s = 20\text{ MSPS}$	$f_1 = 1\text{ MHz}$		43	dBc
			$f_1 = 3\text{ MHz}$	35	42	
			$f_1 = 6\text{ MHz}$		41	
			$f_1 = 10\text{ MHz}$		38	
		$f_s = 40\text{ MSPS}$	$f_1 = 3\text{ MHz}$		40	
			$f_1 = 6\text{ MHz}$		38	
Spurious-free dynamic range		$f_s = 20\text{ MSPS}$	$f_1 = 3\text{ MHz}$	41	46	dBc
		$f_s = 40\text{ MSPS}$	$f_1 = 3\text{ MHz}$		42	

† Conditions marked MIN or MAX are as stated in recommended operating conditions.

‡ Institute of Radio Engineers

(2) C_L includes probe and jig capacitance.

PARAMETER MEASUREMENT INFORMATION




Figure 1. I/O Timing Diagram




Figure 2. I/O Timing Diagram

TYPICAL CHARACTERISTICS

POWER DISSIPATION
vs
SAMPLING FREQUENCY




Figure 3

ANALOG INPUT BANDWIDTH




Figure 4

EFFECTIVE NUMBER OF BITS
vs
INPUT FREQUENCY




Figure 5

SIGNAL-TO-NOISE RATIO
vs
INPUT FREQUENCY




Figure 6

TYPICAL CHARACTERISTICS




Figure 7




Figure 8




Figure 9




Figure 10

APPLICATION INFORMATION

grounding and power supply considerations

A signal ground is a low-impedance path for current to return to the source. Inside the TLC5540 A/D converter, the analog ground and digital ground are connected to each other through the substrate, which has a very small resistance ($\sim 30\ \Omega$) to prevent internal latch-up. For this reason, it is strongly recommended that a printed circuit board (PCB) of at least 4 layers be used with the TLC5540 and the converter DGND and AGND pins be connected directly to the analog ground plane to avoid a ground loop. Figure 11 shows the recommended decoupling and grounding scheme for laying out a multilayer PC board with the TLC5540. This scheme ensures that the impedance connection between AGND and DGND is minimized so that their potential difference is negligible and noise source caused by digital switching current is eliminated.




Figure 11. AV_{DD} , DV_{DD} , AGND, and DGND Connections

printed circuit board (PCB) layout considerations

When designing a circuit that includes high-speed digital and precision analog signals such as a high speed ADC, PCB layout is a key component to achieving the desired performance. The following recommendations should be considered during the prototyping and PCB design phase:

- Separate analog and digital circuitry physically to help eliminate capacitive coupling and crosstalk. When separate analog and digital ground planes are used, the digital ground and power planes should be several layers from the analog signals and power plane to avoid capacitive coupling.
- Full ground planes should be used. Do not use individual etches to return analog and digital currents or partial ground planes. For prototyping, breadboards should be constructed with copper clad boards to maximize ground plane.
- The conversion clock, CLK, should be terminated properly to reduce overshoot and ringing. Any jitter on the conversion clock degrades ADC performance. A high-speed CMOS buffer such as a 74ACT04 or 74AC04 positioned close to the CLK terminal can improve performance.
- Minimize all etch runs as much as possible by placing components very close together. It also proves beneficial to place the ADC in a corner of the PCB nearest to the I/O connector analog terminals.
- It is recommended to place the digital output data latch (if used) as close to the TLC5540 as possible to minimize capacitive loading. If D0 through D7 must drive large capacitive loads, internal ADC noise may be experienced.

PRINCIPLES OF OPERATION

functional description

The TLC5540 uses a modified semiflash architecture as shown in the functional block diagram. The four most significant bits (MSBs) of every output conversion result are produced by the upper comparator block CB1. The four least significant bits (LSBs) of each alternate output conversion result are produced by the lower comparator blocks CB-A and CB-B in turn (see Figure 12).

The reference voltage that is applied to the lower comparator resistor string is one sixteenth of the amplitude of the reference applied to the upper comparator resistor string. The sampling comparators of the lower comparator block require more time to sample the lower voltages of the reference and residual input voltage. By applying the residual input voltage to alternate lower comparator blocks, each comparator block has twice as much time to sample and convert as would be the case if only one lower comparator block were used.




Figure 12. Internal Functional Timing Diagram

This conversion scheme, which reduces the required sampling comparators by 30 percent compared to standard semiflash architectures, achieves significantly higher sample rates than the conventional semiflash conversion method.

PRINCIPLES OF OPERATION

functional description (continued)

The MSB comparator block converts on the falling edge of each applied clock cycle. The LSB comparator blocks CB-A and CB-B convert on the falling edges of the first and second following clock cycles, respectively. The timing diagram of the conversion algorithm is shown in Figure 12.

analog input operation

The analog input stage to the TLC5540 is a chopper-stabilized comparator and is equivalently shown below:




Figure 13. External Connections for Using the Internal Reference Resistor Divider

Figure 13 depicts the analog input for the TLC5540. The switches shown are controlled by two internal clocks, $\phi 1$ and $\phi 2$. These are nonoverlapping clocks that are generated from the CLK input. During the sampling period, $\phi 1$, S1 is closed and the input signal is applied to one side of the sampling capacitor, C_s . Also during the sampling period, S2 through S(N) are closed. This sets the comparator input to approximately 2.5 V. The delta voltage is developed across C_s . During the comparison phase, $\phi 2$, S1 is switched to the appropriate reference voltage for the bit value N. S2 is opened and $V_{ref(N)} - VC_s$ toggles the comparator output to the appropriate digital 1 or 0. The small resistance values for the switch, S1, and small value of the sampling capacitor combine to produce the wide analog input bandwidth of the TLC5540. The source impedance driving the analog input of the TLC5540 should be less than 100 Ω across the range of input frequency spectrum.

reference inputs – REFBS, REFT, REFB, REFTS

The range of analog inputs that can be converted are determined by REFB and REFT, REFT being the maximum reference voltage and REFB being the minimum reference voltage. The TLC5540 is tested with REFT = 2.6 V and REFB = 0.6 V producing a 2-V full-scale range. The TLC5540 can operate with REFT – REFB = 5 V, but the power dissipation in the reference resistor increases significantly (93 mW nominally). It is recommended that a 0.1 μ F capacitor be attached to REFB and REFT whether using externally or internally generated voltages.

PRINCIPLES OF OPERATION

internal reference voltage conversion

Three internal resistors allow the device to generate an internal reference voltage. These resistors are brought out on terminals V_{DDA} , REFTS, REFT, REFB, REFBS, and AGND. Two different bias voltages are possible without the use of external resistors.

Internal resistors are provided to develop $REFT = 2.6\text{ V}$ and $REFB = 0.6\text{ V}$ (bias option one) with only two external connections. This is developed with a 3-resistor network connected to V_{DDA} . When using this feature, connect REFT to REFTS and connect REFB to REFBS. For applications where the variance associated with V_{DDA} is acceptable, this internal voltage reference saves space and cost (see Figure 14).

A second internal bias option (bias two option) is shown in Figure 15. Using this scheme $REFB = AGND$ and $REFT = 2.28\text{ V}$ nominal. These bias voltage options can be used to provide the values listed in the following table.

Table 1. Bias Voltage Options

BIAS OPTION	BIAS VOLTAGE		
	V_{RB}	V_{RT}	$V_{RT} - V_{RB}$
1	0.61	2.63	2.02
2	AGND	2.28	2.28

To use the internally-generated reference voltage, terminal connections should be made as shown in Figure 14 or Figure 15. The connections in Figure 14 provide the standard video 2-V reference.




Figure 14. External Connections Using the Internal Bias One Option

PRINCIPLES OF OPERATION




Figure 15. External Connections Using the Internal Bias Two Option

functional operation

Table 2 shows the TLC5540 functions.

Table 2. Functional Operation

INPUT SIGNAL VOLTAGE	STEP	DIGITAL OUTPUT CODE							
		MSB							
$V_{ref(T)}$	255	1	1	1	1	1	1	1	1
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	128	1	0	0	0	0	0	0	0
•	127	0	1	1	1	1	1	1	1
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
$V_{ref(B)}$	0	0	0	0	0	0	0	0	0

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5540CNSLE	OBSOLETE	SO	NS	24		TBD	Call TI	Call TI	0 to 70		
TLC5540CNSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TLC5540	Samples
TLC5540CPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	P5540	Samples
TLC5540INSLE	OBSOLETE	SO	NS	24		TBD	Call TI	Call TI			
TLC5540INSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC5540I	Samples
TLC5540INSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC5540I	Samples
TLC5540IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y5540	Samples
TLC5540IPWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y5540	Samples
TLC5540IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y5540	Samples
TLC5540IPWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y5540	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5540CNSR	SO	NS	24	2000	330.0	24.4	8.5	15.3	2.6	12.0	24.0	Q1
TLC5540INSR	SO	NS	24	2000	330.0	24.4	8.5	15.3	2.6	12.0	24.0	Q1
TLC5540IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5540CNSR	SO	NS	24	2000	367.0	367.0	45.0
TLC5540INSR	SO	NS	24	2000	367.0	367.0	45.0
TLC5540IPWR	TSSOP	PW	24	2000	367.0	367.0	38.0

PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




4040064-6/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



4211284-4/G 08/15

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com