


ARM Cortex-M4 32b MCU+FPU, 210DMIPS, up to 2MB Flash/256+4KB RAM, crypto, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces & camera

Datasheet — production data



Features

- Core: ARM 32-bit Cortex™-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
 - Up to 2 Mbyte of Flash memory
 - Up to 256+4 Kbytes of SRAM including 64-Kbyte of CCM (core coupled memory) data RAM
 - Flexible static memory controller supporting Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
 - 1.8 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - V_{BAT} supply for RTC, 20×32 bit backup registers + optional 4 KB backup SRAM
- 3×12-bit, 2.4 MSPS A/D converters: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32-bit timers up to 168 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
 - Cortex-M4 Embedded Trace Macrocell™
- Up to 140 I/O ports with interrupt capability
 - Up to 136 fast I/Os up to 84 MHz
 - Up to 138 5 V-tolerant I/Os
- Up to 20 communication interfaces
 - Up to 3 × I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/4 UARTs (10.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control)
 - Up to 6 SPIs (up to 42 Mbits/s), 2 with muxed full-duplex I²S to achieve audio class accuracy via internal audio PLL or external clock
 - 2 × CAN interfaces (2.0B Active)
 - SDIO interface
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
 - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- Cryptographic acceleration: hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1, SHA-2), and HMAC
- True random number generator
- CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendarr

Table 1. Device summary

Reference	Part number
STM32F427xx	STM32F437VG, STM32F437ZG, STM32F437IG, STM32F437VI, STM32F437ZI, STM32F437II

Contents

1	Introduction	11
2	Description	12
2.1	Full compatibility throughout the family	15
3	Functional overview	18
3.1	ARM® Cortex™-M4F core with embedded Flash and SRAM	18
3.2	Adaptive real-time memory accelerator (ART Accelerator™)	18
3.3	Memory protection unit	18
3.4	Embedded Flash memory	19
3.5	CRC (cyclic redundancy check) calculation unit	19
3.6	Embedded SRAM	19
3.7	Multi-AHB bus matrix	19
3.8	DMA controller (DMA)	20
3.9	Flexible static memory controller (FSMC)	21
3.10	Nested vectored interrupt controller (NVIC)	21
3.11	External interrupt/event controller (EXTI)	22
3.12	Clocks and startup	22
3.13	Boot modes	22
3.14	Power supply schemes	22
3.15	Power supply supervisor	23
3.15.1	Internal reset ON	23
3.15.2	Internal reset OFF	23
3.16	Voltage regulator	25
3.16.1	Regulator ON	25
3.16.2	Regulator OFF	26
3.16.3	Regulator ON/OFF and internal reset ON/OFF availability	28
3.17	Real-time clock (RTC), backup SRAM and backup registers	28
3.18	Low-power modes	29
3.19	V _{BAT} operation	30
3.20	Timers and watchdogs	30
3.20.1	Advanced-control timers (TIM1, TIM8)	32

3.20.2	General-purpose timers (TIMx)	32
3.20.3	Basic timers TIM6 and TIM7	32
3.20.4	Independent watchdog	33
3.20.5	Window watchdog	33
3.20.6	SysTick timer	33
3.21	Inter-integrated circuit interface (I ² C)	33
3.22	Universal synchronous/asynchronous receiver transmitters (USART)	33
3.23	Serial peripheral interface (SPI)	34
3.24	Inter-integrated sound (I ² S)	35
3.25	Audio PLL (PLLI2S)	35
3.26	Secure digital input/output interface (SDIO)	35
3.27	Ethernet MAC interface with dedicated DMA and IEEE 1588 support	35
3.28	Controller area network (bxCAN)	36
3.29	Universal serial bus on-the-go full-speed (OTG_FS)	37
3.30	Universal serial bus on-the-go high-speed (OTG_HS)	37
3.31	Digital camera interface (DCMI)	38
3.32	Cryptographic acceleration	38
3.33	Random number generator (RNG)	38
3.34	General-purpose input/outputs (GPIOs)	38
3.35	Analog-to-digital converters (ADCs)	39
3.36	Temperature sensor	39
3.37	Digital-to-analog converter (DAC)	39
3.38	Serial wire JTAG debug port (SWJ-DP)	40
3.39	Embedded Trace Macrocell™	40
4	Pinouts and pin description	41
5	Memory mapping	65
6	Electrical characteristics	70
6.1	Parameter conditions	70
6.1.1	Minimum and maximum values	70
6.1.2	Typical values	70
6.1.3	Typical curves	70

6.1.4	Loading capacitor	70
6.1.5	Pin input voltage	70
6.1.6	Power supply scheme	71
6.1.7	Current consumption measurement	72
6.2	Absolute maximum ratings	72
6.3	Operating conditions	74
6.3.1	General operating conditions	74
6.3.2	VCAP1/VCAP2 external capacitor	76
6.3.3	Operating conditions at power-up / power-down (regulator ON)	76
6.3.4	Operating conditions at power-up / power-down (regulator OFF)	77
6.3.5	Embedded reset and power control block characteristics	77
6.3.6	Supply current characteristics	78
6.3.7	Wakeup time from low-power modes	90
6.3.8	External clock source characteristics	91
6.3.9	Internal clock source characteristics	95
6.3.10	PLL characteristics	97
6.3.11	PLL spread spectrum clock generation (SSCG) characteristics	100
6.3.12	Memory characteristics	102
6.3.13	EMC characteristics	104
6.3.14	Absolute maximum ratings (electrical sensitivity)	105
6.3.15	I/O current injection characteristics	106
6.3.16	I/O port characteristics	107
6.3.17	NRST pin characteristics	112
6.3.18	TIM timer characteristics	113
6.3.19	Communications interfaces	113
6.3.20	12-bit ADC characteristics	126
6.3.21	Temperature sensor characteristics	132
6.3.22	V _{BAT} monitoring characteristics	132
6.3.23	Embedded reference voltage	132
6.3.24	DAC electrical characteristics	133
6.3.25	FSMC characteristics	135
6.3.26	Camera interface (DCMI) timing specifications	156
6.3.27	SD/SDIO MMC card host interface (SDIO) characteristics	156
6.3.28	RTC characteristics	158
7	Package characteristics	159
7.1	Package mechanical data	159

7.2	Thermal characteristics	167
8	Part numbering	168
Appendix A	Application block diagrams	169
A.1	USB OTG full speed (FS) interface solutions	169
A.2	USB OTG high speed (HS) interface solutions	171
A.3	Ethernet interface solutions	172
9	Revision history	174

List of tables

Table 1.	Device summary	1
Table 2.	STM32F437xx features and peripheral counts	13
Table 3.	Regulator ON/OFF and internal reset ON/OFF availability	28
Table 4.	Timer feature comparison	30
Table 5.	Comparison of I2C analog and digital filters	33
Table 6.	USART feature comparison	34
Table 7.	Legend/abbreviations used in the pinout table	44
Table 8.	STM32F43x pin and ball definitions	45
Table 9.	FSMC pin definition	57
Table 10.	Alternate function mapping	60
Table 11.	STM32F43x register boundary addresses	66
Table 12.	Voltage characteristics	72
Table 13.	Current characteristics	73
Table 14.	Thermal characteristics	73
Table 15.	General operating conditions	74
Table 16.	Limitations depending on the operating power supply range	75
Table 17.	VCAP1/VCAP2 operating conditions	76
Table 18.	Operating conditions at power-up / power-down (regulator ON)	76
Table 19.	Operating conditions at power-up / power-down (regulator OFF)	77
Table 20.	Embedded reset and power control block characteristics	77
Table 21.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)	80
Table 22.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM	81
Table 23.	Typical and maximum current consumption in Sleep mode	82
Table 24.	Typical and maximum current consumptions in Stop mode	83
Table 25.	Typical and maximum current consumptions in Standby mode	83
Table 26.	Typical and maximum current consumptions in V _{BAT} mode	84
Table 27.	Switching output I/O current consumption	87
Table 28.	Peripheral current consumption	88
Table 29.	Low-power mode wakeup timings ⁽¹⁾	90
Table 30.	High-speed external user clock characteristics	91
Table 31.	Low-speed external user clock characteristics	92
Table 32.	HSE 4-26 MHz oscillator characteristics	93
Table 33.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	94
Table 34.	HSI oscillator characteristics	95
Table 35.	LSI oscillator characteristics	96
Table 36.	Main PLL characteristics	97
Table 37.	PLLI2S (audio PLL) characteristics	98
Table 38.	SSCG parameters constraint	100
Table 39.	Flash memory characteristics	102
Table 40.	Flash memory programming	102
Table 41.	Flash memory programming with V _{PP}	103
Table 42.	Flash memory endurance and data retention	103
Table 43.	EMS characteristics	104
Table 44.	EMI characteristics	105
Table 45.	ESD absolute maximum ratings	106
Table 46.	Electrical sensitivities	106

Table 47.	I/O current injection susceptibility	107
Table 48.	I/O static characteristics	107
Table 49.	Output voltage characteristics	109
Table 50.	I/O AC characteristics	110
Table 51.	NRST pin characteristics	112
Table 52.	TIMx characteristics	113
Table 53.	I ² C characteristics	114
Table 54.	SCL frequency ($f_{PCLK1} = 42 \text{ MHz}$, $V_{DD} = V_{DD_I2C} = 3.3 \text{ V}$)	115
Table 55.	SPI dynamic characteristics	116
Table 56.	I ² S dynamic characteristics	119
Table 57.	USB OTG FS startup time	121
Table 58.	USB OTG FS DC electrical characteristics	121
Table 59.	USB OTG FS electrical characteristics	122
Table 60.	USB HS DC electrical characteristics	122
Table 61.	USB HS clock timing parameters	122
Table 62.	Dynamic characteristics: USB ULPI	123
Table 63.	Ethernet DC electrical characteristics	124
Table 64.	Dynamics characteristics: Ethernet MAC signals for SMI	124
Table 65.	Dynamics characteristics: Ethernet MAC signals for RMII	125
Table 66.	Dynamics characteristics: Ethernet MAC signals for MII	126
Table 67.	ADC characteristics	126
Table 68.	ADC static accuracy at $f_{ADC} = 18 \text{ MHz}$	128
Table 69.	ADC static accuracy at $f_{ADC} = 30 \text{ MHz}$	128
Table 70.	ADC static accuracy at $f_{ADC} = 36 \text{ MHz}$	128
Table 71.	ADC dynamic accuracy at $f_{ADC} = 18 \text{ MHz}$ - limited test conditions	129
Table 72.	ADC dynamic accuracy at $f_{ADC} = 36 \text{ MHz}$ - limited test conditions	129
Table 73.	Temperature sensor characteristics	132
Table 74.	Temperature sensor calibration values	132
Table 75.	V _{BAT} monitoring characteristics	132
Table 76.	Embedded internal reference voltage	132
Table 77.	Internal reference voltage calibration values	133
Table 78.	DAC characteristics	133
Table 79.	Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings	136
Table 80.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	137
Table 81.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	138
Table 82.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	139
Table 83.	Asynchronous multiplexed PSRAM/NOR read timings	140
Table 84.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	140
Table 85.	Asynchronous multiplexed PSRAM/NOR write timings	141
Table 86.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	142
Table 87.	Synchronous multiplexed NOR/PSRAM read timings	143
Table 88.	Synchronous multiplexed PSRAM write timings	144
Table 89.	Synchronous non-multiplexed NOR/PSRAM read timings	146
Table 90.	Synchronous non-multiplexed PSRAM write timings	147
Table 91.	Switching characteristics for PC Card/CF read and write cycles in attribute/common space	152
Table 92.	Switching characteristics for PC Card/CF read and write cycles in I/O space	153
Table 93.	Switching characteristics for NAND Flash read cycles	155

Table 94.	Switching characteristics for NAND Flash write cycles.	156
Table 95.	DCMI characteristics.	156
Table 96.	Dynamic characteristics: SD / MMC characteristics	157
Table 97.	RTC characteristics	158
Table 98.	LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data.	160
Table 99.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data.	162
Table 100.	UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm 0.65 mm pitch package mechanical data	164
Table 101.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data	165
Table 102.	Package thermal characteristics.	167
Table 103.	Ordering information scheme	168
Table 104.	Full document revision history	174

List of figures

Figure 1.	Compatible board design STM32F10xx/STM32F2xx/STM32F4xx for LQFP100 package.	15
Figure 2.	Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx for LQFP144 package.	16
Figure 3.	Compatible board design between STM32F2xx and STM32F4xx for LQFP176 package.	16
Figure 4.	STM32F43x block diagram.	17
Figure 5.	STM32F437xx multi-AHB matrix.	20
Figure 6.	Power supply supervisor interconnection with internal reset OFF.	24
Figure 7.	PDR_ON control with internal reset OFF.	25
Figure 8.	Regulator OFF.	26
Figure 9.	Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after V_{CAP_1}/V_{CAP_2} stabilization.	27
Figure 10.	Startup in regulator OFF mode: fast V_{DD} slope - power-down reset risen before V_{CAP_1}/V_{CAP_2} stabilization.	28
Figure 11.	STM32F43x LQFP100 pinout.	41
Figure 12.	STM32F43x LQFP144 pinout.	42
Figure 13.	STM32F43x LQFP176 pinout.	43
Figure 14.	STM32F43x UFBGA176 ballout.	44
Figure 15.	Memory map.	65
Figure 16.	Pin loading conditions.	70
Figure 17.	Pin input voltage.	70
Figure 18.	Power supply scheme.	71
Figure 19.	Current consumption measurement scheme.	72
Figure 20.	External capacitor C_{EXT}	76
Figure 21.	Typical V_{BAT} current consumption (LSE and RTC ON/backup RAM OFF).	84
Figure 22.	Typical V_{BAT} current consumption (LSE and RTC ON/backup RAM ON).	85
Figure 23.	High-speed external clock source AC timing diagram.	92
Figure 24.	Low-speed external clock source AC timing diagram.	93
Figure 25.	Typical application with an 8 MHz crystal.	94
Figure 26.	Typical application with a 32.768 kHz crystal.	95
Figure 27.	ACC_{HSI} versus temperature.	96
Figure 28.	ACC_{LSI} versus temperature.	97
Figure 29.	PLL output clock waveforms in center spread mode.	101
Figure 30.	PLL output clock waveforms in down spread mode.	101
Figure 31.	I/O AC characteristics definition.	111
Figure 32.	Recommended NRST pin protection.	112
Figure 33.	I ² C bus AC waveforms and measurement circuit.	115
Figure 34.	SPI timing diagram - slave mode and CPHA = 0.	117
Figure 35.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	118
Figure 36.	SPI timing diagram - master mode ⁽¹⁾	118
Figure 37.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	120
Figure 38.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	120
Figure 39.	USB OTG FS timings: definition of data signal rise and fall time.	122
Figure 40.	ULPI timing diagram.	123
Figure 41.	Ethernet SMI timing diagram.	124
Figure 42.	Ethernet RMII timing diagram.	125
Figure 43.	Ethernet MII timing diagram.	125

Figure 44.	ADC accuracy characteristics	130
Figure 45.	Typical connection diagram using the ADC	130
Figure 46.	Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})	131
Figure 47.	Power supply and reference decoupling (V_{REF+} connected to V_{DDA})	131
Figure 48.	12-bit buffered /non-buffered DAC	135
Figure 49.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	136
Figure 50.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	138
Figure 51.	Asynchronous multiplexed PSRAM/NOR read waveforms	139
Figure 52.	Asynchronous multiplexed PSRAM/NOR write waveforms	141
Figure 53.	Synchronous multiplexed NOR/PSRAM read timings	143
Figure 54.	Synchronous multiplexed PSRAM write timings	144
Figure 55.	Synchronous non-multiplexed NOR/PSRAM read timings	146
Figure 56.	Synchronous non-multiplexed PSRAM write timings	147
Figure 57.	PC Card/CompactFlash controller waveforms for common memory read access	149
Figure 58.	PC Card/CompactFlash controller waveforms for common memory write access	149
Figure 59.	PC Card/CompactFlash controller waveforms for attribute memory read access	150
Figure 60.	PC Card/CompactFlash controller waveforms for attribute memory write access	151
Figure 61.	PC Card/CompactFlash controller waveforms for I/O space read access	151
Figure 62.	PC Card/CompactFlash controller waveforms for I/O space write access	152
Figure 63.	NAND controller waveforms for read access	154
Figure 64.	NAND controller waveforms for write access	154
Figure 65.	NAND controller waveforms for common memory read access	155
Figure 66.	NAND controller waveforms for common memory write access	155
Figure 67.	SDIO high-speed mode	157
Figure 68.	SD default mode	157
Figure 69.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	159
Figure 70.	Recommended footprint	161
Figure 71.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	162
Figure 72.	Recommended footprint	163
Figure 73.	UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, 0.65 mm pitch package outline	164
Figure 74.	LQFP176 24 x 24 mm, 176-pin low-profile quad flat package outline	165
Figure 75.	LQFP176 recommended footprint	166
Figure 76.	USB controller configured as peripheral-only and used in Full speed mode	169
Figure 77.	USB controller configured as host-only and used in full speed mode	169
Figure 78.	USB controller configured in dual mode and used in full speed mode	170
Figure 79.	USB controller configured as peripheral, host, or dual-mode and used in high speed mode	171
Figure 80.	MII mode using a 25 MHz crystal	172
Figure 81.	RMII with a 50 MHz oscillator	172
Figure 82.	RMII with a 25 MHz crystal and PHY with PLL	173

1 Introduction

This datasheet provides the description of the STM32F437xx line of microcontrollers. For more details on the whole STMicroelectronics STM32™ family, please refer to [Section 2.1: Full compatibility throughout the family](#).

The STM32F437xx datasheet should be read in conjunction with the STM32F4xx reference manual.

The reference manual is available from the STMicroelectronics website www.st.com. It includes all information concerning Flash memory programming.

For information on the Cortex™-M4 core, please refer to the Cortex™-M4 programming manual (PM0214) available from www.st.com.

2 Description

The STM32F437xx devices is based on the high-performance ARM® Cortex™-M4 32-bit RISC core operating at a frequency of up to 168 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security. The Cortex-M4 core with FPU will be referred to as Cortex-M4F throughout this document.

The STM32F437xx devices incorporates high-speed embedded memories (Flash memory up to 2 Mbytes, up to 256 Kbytes of SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG), and a cryptographic acceleration cell. They also feature standard and advanced communication interfaces.

- Up to three I²Cs
- Six SPIs
- Two I²Ss full duplex. To achieve audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- Two USB OTG full-speed with internal PHY or one USB OTG high-speed (with ULPI interface) plus one USB OTG full-speed with internal PHY
- Two CANs
- An SDIO/MMC interface

The advanced peripherals include an enhanced flexible static memory control (FSMC) interface (for devices offered in packages of 100 pins and more), a camera interface for CMOS sensors and a cryptographic acceleration cell. Refer to [Table 2: STM32F437xx features and peripheral counts](#) for the list of peripherals available on each part number.

The STM32F437xx devices operates in the –40 to +105 °C temperature range from a 1.8 to 3.6 V power supply. The supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see [Section 3.15.2: Internal reset OFF](#)). A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F437xx devices offers devices in 3 packages ranging from 100 pins to 176 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F437xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances

Figure 4 shows the general block diagram of the device family.

Table 2. STM32F437xx features and peripheral counts

Peripherals		STM32F437Vx		STM32F437Zx		STM32F437Ix	
Flash memory in Kbytes		1024	2048	1024	2048	1024	2048
SRAM in Kbytes	System	256(112+16+64+64)					
	Backup	4					
FSMC memory controller		Yes ⁽¹⁾					
Ethernet		Yes					
Timers	General-purpose	10					
	Advanced-control	2					
	Basic	2					
Random number generator		Yes					
Communication interfaces	SPI / I ² S	6/2 (full duplex) ⁽²⁾					
	I ² C	3					
	USART/UART	4/4					
	USB OTG FS	Yes					
	USB OTG HS	Yes					
	CAN	2					
	SDIO	Yes					
Camera interface		Yes					
Cryptography		Yes					
GPIOs		82		114		140	
12-bit ADC		3					
Number of channels		16		24		24	
12-bit DAC		Yes					
Number of channels		2					
Maximum CPU frequency		168 MHz					
Operating voltage		1.8 to 3.6 V ⁽³⁾					

**Table 2. STM32F437xx features and peripheral counts (continued)**

Peripherals	STM32F437Vx	STM32F437Zx	STM32F437Ix
Operating temperatures	Ambient temperatures: –40 to +85 °C / –40 to +105 °C		
	Junction temperature: –40 to + 125 °C		
Package	LQFP100	LQFP144	UFBGA176 LQFP176

1. For the LQFP100 package, only FSMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.
2. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
3. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the device operates in a reduced temperature range and with the use of an external power supply supervisor ([Section 3.15.2: Internal reset OFF](#)).

2.1 Full compatibility throughout the family

The STM32F437xx are part of the STM32F4 family. They are fully pin-to-pin, software and feature compatible with the STM32F2xx devices, allowing the user to try different memory densities, peripherals, and performances (FPU, higher frequency) for a greater degree of freedom during the development cycle.

The STM32F437xx devices maintain a close compatibility with the whole STM32F10xx family. All functional pins are pin-to-pin compatible. The STM32F437xx, however, are not drop-in replacements for the STM32F10xx devices: the two families do not have the same power scheme, and so their power pins are different. Nonetheless, transition from the STM32F10xx to the STM32F43x family remains simple as only a few pins are impacted.

[Figure 1](#), [Figure 2](#), and [Figure 3](#), give compatible board designs between the STM32F4xx, STM32F2xx, and STM32F10xx families.

Figure 1. Compatible board design STM32F10xx/STM32F2xx/STM32F4xx for LQFP100 package




Figure 2. Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx for LQFP144 package




Figure 3. Compatible board design between STM32F2xx and STM32F4xx for LQFP176 package





Figure 4. STM32F43x block diagram



1. The timers connected to APB2 are clocked from TIMxCLK up to 168 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 84 MHz or 168 MHz, depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

3 Functional overview

3.1 ARM® Cortex™-M4F core with embedded Flash and SRAM

The ARM Cortex-M4F processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4F 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F43x family is compatible with all ARM tools and software.

Figure 4 shows the general block diagram of the STM32F43x family.

Note: Cortex-M4F is binary compatible with Cortex-M3.

3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard ARM® Cortex™-M4F processors. It balances the inherent performance advantage of the ARM Cortex-M4F over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor full 210 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 128-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 168 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.4 Embedded Flash memory

The devices embed a Flash memory of 1 Mbytes or 2 Mbytes available for storing programs and data.

3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.6 Embedded SRAM

All devices embed:


- Up to 256 Kbytes of system SRAM including 64 Kbytes of CCM (core coupled memory) data RAM
RAM memory is accessed (read/write) at CPU clock speed with 0 wait states.
- 4 Kbytes of backup SRAM
This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS) and the slaves (Flash memory, RAM, FSMC, AHB and APB peripherals) and ensures a

seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 5. STM32F437xx multi-AHB matrix



3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Cryptographic acceleration
- Camera interface (DCMI)
- ADC.

3.9 Flexible static memory controller (FSMC)

All devices embed an FSMC. It has four Chip Select outputs supporting the following modes: PCCard/Compact Flash, SRAM, PSRAM, NOR Flash and NAND Flash.

Functionality overview:

- Write FIFO
- Maximum FSMC_CLK frequency for synchronous accesses is 84 MHz.

LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

3.10 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 87 maskable interrupt channels plus the 16 interrupt lines of the Cortex™-M4F.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

3.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs can be connected to the 16 external interrupt lines.

3.12 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy at 25 °C. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 168 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 168 MHz while the maximum frequency of the high-speed APB domains is 84 MHz. The maximum allowed frequency of the low-speed APB domain is 42 MHz.

The devices embed a dedicated PLL (PLL12S) which allows to achieve audio class performance. In this case, the I²S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

3.13 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART3 (PC10/PC11 or PB10/PB11), CAN2 (PB5/PB13), USB OTG FS in Device mode (PA11/PA12) through DFU (device firmware upgrade).

3.14 Power supply schemes

- $V_{DD} = 1.8$ to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V_{DD} pins.
- V_{SSA} , $V_{DDA} = 1.8$ to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- $V_{BAT} = 1.65$ to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Refer to [Figure 18: Power supply scheme](#) for more details.

Note: V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to [Section 3.15.2: Internal reset OFF](#)). Refer to [Table 3: Regulator ON/OFF and internal reset ON/OFF availability](#) to identify the packages supporting this option.

3.15 Power supply supervisor

3.15.1 Internal reset ON

On packages embedding the PDR_ON pin, the power supply supervisor is enabled by holding PDR_ON high. On the other package, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, BOR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold level is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for an external reset circuit.


The device also features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.15.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR_ON pin.

An external power supply supervisor should monitor V_{DD} and should maintain the device in reset mode as long as V_{DD} is below a specified threshold. PDR_ON should be connected to this external power supply supervisor. Refer to [Figure 6: Power supply supervisor interconnection with internal reset OFF](#).

Figure 6. Power supply supervisor interconnection with internal reset OFF



1. PDR = 1.7 V for reduce temperature range; PDR = 1.8 V for all temperature range.

The V_{DD} specified threshold, below which the device must be maintained under reset, is 1.8 V (see [Figure 7](#)). This supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range.


A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD} .

All packages, except for the LQFP100, allow to disable the internal reset through the PDR_ON signal.

Figure 7. PDR_ON control with internal reset OFF



1. PDR = 1.7 V for reduce temperature range; PDR = 1.8 V for all temperature range.

3.16 Voltage regulator

The regulator has four operating modes:

- Regulator ON
 - Main regulator mode (MR)
 - Low power regulator (LPR)
 - Power-down
- Regulator OFF

3.16.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode (With different voltage scaling in Run)
In Main regulator mode (MR mode), different voltage scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. Refer to [Table 15: General operating conditions](#).
- LPR is used in the Stop modes
The LP regulator mode is configured by software when entering Stop mode.
- Power-down is used in Standby mode.
The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost)

Two external ceramic capacitors should be connected on V_{CAP_1} and V_{CAP_2} pin. Refer to [Figure 18: Power supply scheme](#) and [Table 17: VCAP1/VCAP2 operating conditions](#).

All packages have the regulator ON feature.

3.16.2 Regulator OFF

This feature is available only on packages featuring the BYPASS_REG pin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode allows to supply externally a V12 voltage source through V_{CAP_1} and V_{CAP_2} pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to [Table 15: General operating conditions](#).


The two 2.2 μF ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to [Figure 18: Power supply scheme](#).

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.

Figure 8. Regulator OFF



ai18498V3


The following conditions must be respected:

- V_{DD} should always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V_{12} minimum value is faster than the time for V_{DD} to reach 1.8 V, then PA0 should be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V_{12} minimum value and until V_{DD} reaches 1.8 V (see [Figure 9](#)).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach V_{12} minimum value is slower than the time for V_{DD} to reach 1.8 V, then PA0 could be asserted low externally (see [Figure 10](#)).
- If V_{CAP_1} and V_{CAP_2} go below V_{12} minimum value and V_{DD} is higher than 1.8 V, then a reset must be asserted on PA0 pin.

Note:


The minimum value of V_{12} depends on the maximum frequency targeted in the application (see [Table 15: General operating conditions](#)).

**Figure 9. Startup in regulator OFF: slow V_{DD} slope
- power-down reset risen after V_{CAP_1}/V_{CAP_2} stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).
2. PDR = 1.7 V for a reduced temperature range; PDR = 1.8 V for all temperature ranges.

**Figure 10. Startup in regulator OFF mode: fast V_{DD} slope
- power-down reset risen before V_{CAP_1}/V_{CAP_2} stabilization**



1. This figure is valid whatever the internal reset mode (ON or OFF).
2. PDR = 1.7 V for a reduced temperature range; PDR = 1.8 V for all temperature ranges.

3.16.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 3. Regulator ON/OFF and internal reset ON/OFF availability

Package	Regulator ON	Regulator OFF	Internal reset ON	Internal reset OFF
LQFP100	Yes	No	Yes	No
LQFP144			Yes	Yes
LQFP176, UFBGA176	Yes BYPASS_REG set to V_{SS}	Yes BYPASS_REG set to V_{DD}	PDR_ON set to V_{DD}	PDR_ON connected to an external power supply supervisor

3.17 Real-time clock (RTC), backup SRAM and backup registers

The backup domain includes:

- The real-time clock (RTC)
- 4 Kbytes of backup SRAM
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC

has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 μ s to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The 4-Kbyte backup SRAM is an EEPROM-like memory area. It can be used to store data which need to be retained in VBAT and standby mode. This memory area is disabled by default to minimize power consumption (see [Section 3.18: Low-power modes](#)). It can be enabled by software.

The backup registers are 32-bit registers used to store 80 bytes of user application data when V_{DD} power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see [Section 3.18: Low-power modes](#)).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.

Like backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the V_{DD} supply when present or from the V_{BAT} pin.

3.18 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- **Stop mode**

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm/ wakeup/ tamper/ time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup).

- **Standby mode**

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering

Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm/ wakeup/ tamper/time stamp event occurs.

The standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

Note: *When in Standby mode, only an RTC alarm/event or an external reset can wake up the device provided V_{DD} is supplied by an external battery.*

3.19 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when no external battery and an external supercapacitor are present.

V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note: *When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation. When PDR_ON pin is not connected to V_{DD} (internal Reset OFF), the V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD} .*

3.20 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

[Table 4](#) compares the features of the advanced-control, general-purpose and basic timers.

Table 4. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary output	Max interface clock (MHz)	Max timer clock (MHz) ⁽¹⁾
Advanced-control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	84	168

Table 4. Timer feature comparison (continued)

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary output	Max interface clock (MHz)	Max timer clock (MHz) ⁽¹⁾
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84/168
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84/168
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	84	168
	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	84	168
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	42	84/168
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	42	84/168
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	42	84/168

1. The maximum timer clock is either 84 or 168 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

3.20.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

3.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F43x devices (see [Table 4](#) for differences).

- **TIM2, TIM3, TIM4, TIM5**

The STM32F43x include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

- **TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14**

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

3.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

3.20.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

3.20.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.20.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

3.21 Inter-integrated circuit interface (I²C)

Up to three I²C bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 KHz) and fast (up to 400 KHz) modes. They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see [Table 5](#)).

Table 5. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks

3.22 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and two universal asynchronous receiver transmitters (UART4, UART5, UART7, and UART8).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to

communicate at speeds of up to 10.5 Mbit/s. The other available interfaces communicate at up to 5.25 bit/s.

USART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

Table 6. USART feature comparison⁽¹⁾

USART name	Standard features	Modem (RTS/CTS)	LIN	SPI master	IrDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s (oversampling by 16)	Max. baud rate in Mbit/s (oversampling by 8)	APB mapping
USART1	X	X	X	X	X	X	5.25	10.5	APB2 (max. 84 MHz)
USART2	X	X	X	X	X	X	2.62	5.25	APB1 (max. 42 MHz)
USART3	X	X	X	X	X	X	2.62	5.25	APB1 (max. 42 MHz)
UART4	X	-	X	-	X	-	2.62	5.25	APB1 (max. 42 MHz)
UART5	X	-	X	-	X	-	2.62	5.25	APB1 (max. 42 MHz)
USART6	X	X	X	X	X	X	5.25	10.5	APB2 (max. 84 MHz)
UART7	X	-	X	-	X	-	2.62	5.25	APB1 (max. 42 MHz)
UART8	X	-	X	-	X	-	2.62	5.25	APB1 (max. 42 MHz)

1. X = feature supported.

3.23 Serial peripheral interface (SPI)

The devices feature up to six SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, SPI5, and SPI6 can communicate at up to 42 Mbits/s, SPI2 and SPI3 can communicate at up to 21 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

3.24 Inter-integrated sound (I²S)

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) are available. They can be operated in master or slave mode, in full duplex and simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I²Sx can be served by the DMA controller.

Note: For I2S2 full-duplex mode, I2S2_CK and I2S2_WS signals can be used only on GPIO Port B and GPIO Port D.

3.25 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I²S application. It allows to achieve error-free I²S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I²S sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

3.26 Secure digital input/output interface (SDIO)

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

3.27 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair,

fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMI, and can be clocked using the 25 MHz (MII) from the microcontroller.

The devices include the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors (see the STM32F4xx reference manual for details)
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

3.28 Controller area network (bxCAN)

The two CANs are compliant with the 2.0A and B (active) specifications with a bitrate up to 1 Mbit/s. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOs with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated for each CAN.

3.29 Universal serial bus on-the-go full-speed (OTG_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.30 Universal serial bus on-the-go high-speed (OTG_HS)

The devices embed a USB OTG high-speed (up to 480 Mb/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 MB/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 MB/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1 Kbit × 35 with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 6 bidirectional endpoints
- 12 host channels with periodic OUT support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.31 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up to 54 Mbyte/s at 54 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image

3.32 Cryptographic acceleration

The devices embed a cryptographic accelerator. This cryptographic accelerator provides a set of hardware acceleration for the advanced cryptographic algorithms usually needed to provide confidentiality, authentication, data integrity and non repudiation when exchanging messages with a peer.

- These algorithms consists of:
 - Encryption/Decryption
 - DES/TDES (data encryption standard/triple data encryption standard): ECB (electronic codebook) and CBC (cipher block chaining) chaining algorithms, 64-, 128- or 192-bit key
 - AES (advanced encryption standard): ECB, CBC, GCM, CCM, and CTR (counter mode) chaining algorithms, 128, 192 or 256-bit key
 - Universal hash
 - SHA-1 and SHA-2 (secure hash algorithms)
 - MD5
 - HMAC

The cryptographic accelerator supports DMA request generation.

3.33 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.34 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 84 MHz.

3.35 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

3.36 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.8 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V_{BAT} , ADC1_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and V_{BAT} conversion are enabled at the same time, only V_{BAT} conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

3.37 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 10-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V_{REF+}

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

3.38 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.39 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F43x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

4 Pinouts and pin description

Figure 11. STM32F43x LQFP100 pinout




Figure 12. STM32F43x LQFP144 pinout




Figure 13. STM32F43x LQFP176 pinout




Figure 14. STM32F43x UFBGA176 ballout

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15			
A	PE3	PE2	PE1	PE0	PB8	PB5	PG14	PG13	PB4	PB3	PD7	PC12	PA15	PA14	PA13			
B	PE4	PE5	PE6	PB9	PB7	PB6	PG15	PG12	PG11	PG10	PD6	PD0	PC11	PC10	PA12			
C	VBAT	PI7	PI6	PI5	VDD	PDR_ON	VDD	VDD	VDD	PG9	PD5	PD1	PI3	PI2	PA11			
D	PC13	PI8	PI9	PI4	VSS	BOOT0	VSS	VSS	VSS	PD4	PD3	PD2	PH15	PI1	PA10			
E	PC14	PF0	PI10	PI11								PH13	PH14	PI0	PA9			
F	PC15	VSS	VDD	PH2	VSS					VSS	VSS	VSS	VSS	VSS	VCAP_2	PC9	PA8	
G	PH0	VSS	VDD	PH3	VSS					VSS	VSS	VSS	VSS	VSS	VDD	PC8	PC7	
H	PH1	PF2	PF1	PH4	VSS					VSS	VSS	VSS	VSS	VSS	VDD	PG8	PC6	
J	NRST	PF3	PF4	PH5	VSS					VSS	VSS	VSS	VSS	VSS	VDD	VDD	PG7	PG6
K	PF7	PF6	PF5	VDD	VSS					VSS	VSS	VSS	VSS	VSS	PH12	PG5	PG4	PG3
L	PF10	PF9	PF8	BYPASS_REG								PH11	PH10	PD15	PG2			
M	VSSA	PC0	PC1	PC2	PC3	PB2	PG1	VSS	VSS	VCAP_1	PH6	PH8	PH9	PD14	PD13			
N	VREF-	PA1	PA0	PA4	PC4	PF13	PG0	VDD	VDD	VDD	PE13	PH7	PD12	PD11	PD10			
P	VREF+	PA2	PA6	PA5	PC5	PF12	PF15	PE8	PE9	PE11	PE14	PB12	PB13	PD9	PD8			
R	VDDA	PA3	PA7	PB1	PB0	PF11	PF14	PE7	PE10	PE12	PE15	PB10	PB11	PB14	PB15			

ai18497b

ai18497b

Table 7. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S	Supply pin
	I	Input only pin
	I/O	Input/ output pin
I/O structure	FT	5 V tolerant I/O
	TTa	3.3 V tolerant I/O
	B	Dedicated BOOT0 pin
	NRST	Bidirectional reset pin with embedded weak pull-up resistor
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset	
Alternate functions	Functions selected through GPIOx_AFR registers	
Additional functions	Functions directly selected/enabled through peripheral registers	

Table 8. STM32F43x pin and ball definitions

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
1	1	A2	1	PE2	I/O	FT		TRACECLK, FSMC_A23, ETH_MII_TXD3, EVENTOUT, SPI4_SCK	
2	2	A1	2	PE3	I/O	FT		TRACED0, FSMC_A19, EVENTOUT, SPI4_NSS	
3	3	B1	3	PE4	I/O	FT		TRACED1, FSMC_A20, DCMI_D4, EVENTOUT, SPI4_NSS	
4	4	B2	4	PE5	I/O	FT		TRACED2, FSMC_A21, TIM9_CH1, DCMI_D6, EVENTOUT, SPI4_MISO	
5	5	B3	5	PE6	I/O	FT		TRACED3, FSMC_A22, TIM9_CH2, DCMI_D7, EVENTOUT, SPI4_MOSI	
6	6	C1	6	V _{BAT}	S				
-	-	D2	7	PI8	I/O	FT	(2)(3)	EVENTOUT	RTC_TAMP1, RTC_TAMP2, RTC_TS
7	7	D1	8	PC13	I/O	FT	(2)(3)	EVENTOUT	RTC_OUT, RTC_TAMP1, RTC_TS
8	8	E1	9	PC14/OSC32_IN (PC14)	I/O	FT	(2)(3)	EVENTOUT	OSC32_IN ⁽⁴⁾
9	9	F1	10	PC15/OSC32_OUT (PC15)	I/O	FT	(2)(3)	EVENTOUT	OSC32_OUT ⁽⁴⁾
-	-	D3	11	PI9	I/O	FT		CAN1_RX, EVENTOUT	
-	-	E3	12	PI10	I/O	FT		ETH_MII_RX_ER, EVENTOUT	
-	-	E4	13	PI11	I/O	FT		OTG_HS_ULPI_DIR, EVENTOUT	
-	-	F2	14	V _{SS}	S				
-	-	F3	15	V _{DD}	S				
-	10	E2	16	PF0	I/O	FT		FSMC_A0, I2C2_SDA, EVENTOUT	
-	11	H3	17	PF1	I/O	FT		FSMC_A1, I2C2_SCL, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
-	12	H2	18	PF2	I/O	FT		FSMC_A2, I2C2_SMBA, EVENTOUT	
-	13	J2	19	PF3	I/O	FT	(4)	FSMC_A3, EVENTOUT	ADC3_IN9
-	14	J3	20	PF4	I/O	FT	(4)	FSMC_A4, EVENTOUT	ADC3_IN14
-	15	K3	21	PF5	I/O	FT	(4)	FSMC_A5, EVENTOUT	ADC3_IN15
10	16	G2	22	V _{SS}	S				
11	17	G3	23	V _{DD}	S				
-	18	K2	24	PF6	I/O	FT	(4)	TIM10_CH1, FSMC_NIORD, EVENTOUT, SPI5_NSS, UART7_Rx	ADC3_IN4
-	19	K1	25	PF7	I/O	FT	(4)	TIM11_CH1, FSMC_NREG, EVENTOUT, SPI5_SCK, UART7_Tx	ADC3_IN5
-	20	L3	26	PF8	I/O	FT	(4)	TIM13_CH1, FSMC_NIOWR, EVENTOUT, SPI5_MISO	ADC3_IN6
-	21	L2	27	PF9	I/O	FT	(4)	TIM14_CH1, FSMC_CD, EVENTOUT, SPI5_MOSI	ADC3_IN7
-	22	L1	28	PF10	I/O	FT	(4)	FSMC_INTR, EVENTOUT, DCMI_D11	ADC3_IN8
12	23	G1	29	PH0/OSC_IN (PH0)	I/O	FT		EVENTOUT	OSC_IN ⁽⁴⁾
13	24	H1	30	PH1/OSC_OUT (PH1)	I/O	FT		EVENTOUT	OSC_OUT ⁽⁴⁾
14	25	J1	31	NRST	I/O	NRST			
15	26	M2	32	PC0	I/O	FT	(4)	OTG_HS_ULPI_STP, EVENTOUT	ADC123_IN10
16	27	M3	33	PC1	I/O	FT	(4)	ETH_MDC, EVENTOUT	ADC123_IN11
17	28	M4	34	PC2	I/O	FT	(4)	SPI2_MISO, OTG_HS_ULPI_DIR, ETH_MII_TXD2, I2S2ext_SD, EVENTOUT	ADC123_IN12

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
18	29	M5	35	PC3	I/O	FT	(4)	SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, EVENTOUT	ADC123_IN13
19	30	G3	36	V _{DD}	S				
20	31	M1	37	V _{SSA}	S				
-	-	N1	-	V _{REF-}	S				
21	32	P1	38	V _{REF+}	S				
22	33	R1	39	V _{DDA}	S				
23	34	N3	40	PA0/WKUP (PA0)	I/O	FT	(5)	USART2_CTS, UART4_TX, ETH_MII_CRCS, TIM2_CH1_ETR, TIM5_CH1, TIM8_ETR, EVENTOUT	ADC123_IN0, WKUP ⁽⁴⁾
24	35	N2	41	PA1	I/O	FT	(4)	USART2_RTS, UART4_RX, ETH_RMII_REF_CLK, ETH_MII_RX_CLK, TIM5_CH2, TIMM2_CH2, EVENTOUT	ADC123_IN1
25	36	P2	42	PA2	I/O	FT	(4)	USART2_TX, TIM5_CH3, TIM9_CH1, TIM2_CH3, ETH_MDIO, EVENTOUT	ADC123_IN2
-	-	F4	43	PH2	I/O	FT		ETH_MII_CRCS, EVENTOUT	
-	-	G4	44	PH3	I/O	FT		ETH_MII_COL, EVENTOUT	
-	-	H4	45	PH4	I/O	FT		I2C2_SCL, OTG_HS_ULPI_NXT, EVENTOUT	
-	-	J4	46	PH5	I/O	FT		I2C2_SDA, EVENTOUT, SPI5_NSS	
26	37	R2	47	PA3	I/O	FT	(4)	USART2_RX, TIM5_CH4, TIM9_CH2, TIM2_CH4, OTG_HS_ULPI_D0, ETH_MII_COL, EVENTOUT	ADC123_IN3
27	38	-	-	V _{SS}	S				
		L4	48	BYPASS_REG	I	FT			

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
28	39	K4	49	V _{DD}	S				
29	40	N4	50	PA4	I/O	TTa	(4)	SPI1_NSS, SPI3_NSS, USART2_CK, DCMI_HSYNC, OTG_HS_SOF, I2S3_WS, EVENTOUT	ADC12_IN4, DAC1_OUT
30	41	P4	51	PA5	I/O	TTa	(4)	SPI1_SCK, OTG_HS_ULPI_CK, TIM2_CH1_ETR, TIM8_CH1N, EVENTOUT	ADC12_IN5, DAC2_OUT
31	42	P3	52	PA6	I/O	FT	(4)	SPI1_MISO, TIM8_BKIN, TIM13_CH1, DCMI_PIXCLK, TIM3_CH1, TIM1_BKIN, EVENTOUT	ADC12_IN6
32	43	R3	53	PA7	I/O	FT	(4)	SPI1_MOSI, TIM8_CH1N, TIM14_CH1, TIM3_CH2, ETH_MII_RX_DV, TIM1_CH1N, ETH_RMII_CRS_DV, EVENTOUT	ADC12_IN7
33	44	N5	54	PC4	I/O	FT	(4)	ETH_RMII_RX_D0, ETH_MII_RX_D0, EVENTOUT	ADC12_IN14
34	45	P5	55	PC5	I/O	FT	(4)	ETH_RMII_RX_D1, ETH_MII_RX_D1, EVENTOUT	ADC12_IN15
35	46	R5	56	PB0	I/O	FT	(4)	TIM3_CH3, TIM8_CH2N, OTG_HS_ULPI_D1, ETH_MII_RXD2, TIM1_CH2N, EVENTOUT	ADC12_IN8
36	47	R4	57	PB1	I/O	FT	(4)	TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, ETH_MII_RXD3, TIM1_CH3N, EVENTOUT	ADC12_IN9
37	48	M6	58	PB2/BOOT1 (PB2)	I/O	FT		EVENTOUT	
-	49	R6	59	PF11	I/O	FT		DCMI_D12, EVENTOUT, SPI5_MOSI	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
-	50	P6	60	PF12	I/O	FT		FSMC_A6, EVENTOUT	
-	51	M8	61	V _{SS}	S				
-	52	N8	62	V _{DD}	S				
-	53	N6	63	PF13	I/O	FT		FSMC_A7, EVENTOUT	
-	54	R7	64	PF14	I/O	FT		FSMC_A8, EVENTOUT	
-	55	P7	65	PF15	I/O	FT		FSMC_A9, EVENTOUT	
-	56	N7	66	PG0	I/O	FT		FSMC_A10, EVENTOUT	
-	57	M7	67	PG1	I/O	FT		FSMC_A11, EVENTOUT	
38	58	R8	68	PE7	I/O	FT		FSMC_D4, TIM1_ETR, EVENTOUT, UART7_RX	
39	59	P8	69	PE8	I/O	FT		FSMC_D5, TIM1_CH1N, EVENTOUT, UART7_TX	
40	60	P9	70	PE9	I/O	FT		FSMC_D6, TIM1_CH1, EVENTOUT	
-	61	M9	71	V _{SS}	S				
-	62	N9	72	V _{DD}	S				
41	63	R9	73	PE10	I/O	FT		FSMC_D7, TIM1_CH2N, EVENTOUT	
42	64	P10	74	PE11	I/O	FT		FSMC_D8, TIM1_CH2, EVENTOUT, SPI4_NSS	
43	65	R10	75	PE12	I/O	FT		FSMC_D9, TIM1_CH3N, EVENTOUT, SPI4_SCK	
44	66	N11	76	PE13	I/O	FT		FSMC_D10, TIM1_CH3, EVENTOUT, SPI4_MISO	
45	67	P11	77	PE14	I/O	FT		FSMC_D11, TIM1_CH4, EVENTOUT, SPI4_MOSI	
46	68	R11	78	PE15	I/O	FT		FSMC_D12, TIM1_BKIN, EVENTOUT	
47	69	R12	79	PB10	I/O	FT		SPI2_SCK/I2S2_CK, I2C2_SCL, USART3_TX, OTG_HS_ULPI_D3, ETH_MII_RX_ER, TIM2_CH3, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
48	70	R13	80	PB11	I/O	FT		I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, ETH_RMII_TX_EN, ETH_MII_TX_EN, TIM2_CH4, EVENTOUT	
49	71	M10	81	V _{CAP_1}	S				
50	72	N10	82	V _{DD}	S				
-	-	M11	83	PH6	I/O	FT		I2C2_SMBA, TIM12_CH1, ETH_MII_RXD2, EVENTOUT, SPI5_SCK, DCMI_D8	
-	-	N12	84	PH7	I/O	FT		I2C3_SCL, ETH_MII_RXD3, EVENTOUT, SPI5_MISO, DCMI_D9	
-	-	M12	85	PH8	I/O	FT		I2C3_SDA, DCMI_HSYNC, EVENTOUT	
-	-	M13	86	PH9	I/O	FT		I2C3_SMBA, TIM12_CH2, DCMI_D0, EVENTOUT	
-	-	L13	87	PH10	I/O	FT		TIM5_CH1, DCMI_D1, EVENTOUT	
-	-	L12	88	PH11	I/O	FT		TIM5_CH2, DCMI_D2, EVENTOUT	
-	-	K12	89	PH12	I/O	FT		TIM5_CH3, DCMI_D3, EVENTOUT	
-	-	H12	90	V _{SS}	S				
-	-	J12	91	V _{DD}	S				
51	73	P12	92	PB12	I/O	FT		SPI2_NSS/I2S2_WS, I2C2_SMBA, USART3_CK, TIM1_BKIN, CAN2_RX, OTG_HS_ULPI_D5, ETH_RMII_TXD0, ETH_MII_TXD0, OTG_HS_ID, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
52	74	P13	93	PB13	I/O	FT		SPI2_SCK, I2S2_CK, USART3_CTS, TIM1_CH1N, CAN2_TX, OTG_HS_ULPI_D6, ETH_RMII_TXD1, ETH_MII_TXD1, EVENTOUT	OTG_HS_VBUS
53	75	R14	94	PB14	I/O	FT		SPI2_MISO, TIM1_CH2N, TIM12_CH1, OTG_HS_DM, USART3_RTS, TIM8_CH2N, I2S2ext_SD, EVENTOUT	
54	76	R15	95	PB15	I/O	FT		SPI2_MOSI/I2S2_SD, TIM1_CH3N, TIM8_CH3N, TIM12_CH2, OTG_HS_DP, EVENTOUT, RTC_REFIN	
55	77	P15	96	PD8	I/O	FT		FSMC_D13, USART3_TX, EVENTOUT	
56	78	P14	97	PD9	I/O	FT		FSMC_D14, USART3_RX, EVENTOUT	
57	79	N15	98	PD10	I/O	FT		FSMC_D15, USART3_CK, EVENTOUT	
58	80	N14	99	PD11	I/O	FT		FSMC_CLE, FSMC_A16, USART3_CTS, EVENTOUT	
59	81	N13	100	PD12	I/O	FT		FSMC_ALE, FSMC_A17, TIM4_CH1, USART3_RTS, EVENTOUT	
60	82	M15	101	PD13	I/O	FT		FSMC_A18, TIM4_CH2, EVENTOUT	
-	83	-	102	V _{SS}	S				
-	84	J13	103	V _{DD}	S				
61	85	M14	104	PD14	I/O	FT		FSMC_D0, TIM4_CH3, EVENTOUT	
62	86	L14	105	PD15	I/O	FT		FSMC_D1, TIM4_CH4, EVENTOUT	
-	87	L15	106	PG2	I/O	FT		FSMC_A12, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
-	88	K15	107	PG3	I/O	FT		FSMC_A13, EVENTOUT	
-	89	K14	108	PG4	I/O	FT		FSMC_A14, EVENTOUT	
-	90	K13	109	PG5	I/O	FT		FSMC_A15, EVENTOUT	
-	91	J15	110	PG6	I/O	FT		FSMC_INT2, EVENTOUT, DCMI_D12	
-	92	J14	111	PG7	I/O	FT		FSMC_INT3, USART6_CK, EVENTOUT, DCMI_D13	
-	93	H14	112	PG8	I/O	FT		USART6_RTS, ETH_PPS_OUT, EVENTOUT, SPI6_NSS	
-	94	G12	113	V _{SS}	S				
-	95	H13	114	V _{DD}	S				
63	96	H15	115	PC6	I/O	FT		I2S2_MCK, TIM8_CH1, SDIO_D6, USART6_TX, DCMI_D0, TIM3_CH1, EVENTOUT	
64	97	G15	116	PC7	I/O	FT		I2S3_MCK, TIM8_CH2, SDIO_D7, USART6_RX, DCMI_D1, TIM3_CH2, EVENTOUT	
65	98	G14	117	PC8	I/O	FT		TIM8_CH3, SDIO_D0, TIM3_CH3, USART6_CK, DCMI_D2, EVENTOUT	
66	99	F14	118	PC9	I/O	FT		I2S_CKIN, MCO2, TIM8_CH4, SDIO_D1, I2C3_SDA, DCMI_D3, TIM3_CH4, EVENTOUT	
67	100	F15	119	PA8	I/O	FT		MCO1, USART1_CK, TIM1_CH1, I2C3_SCL, OTG_FS_SOF, EVENTOUT	
68	101	E15	120	PA9	I/O	FT		USART1_TX, TIM1_CH2, I2C3_SMBA, DCMI_D0, EVENTOUT	OTG_FS_VBUS
69	102	D15	121	PA10	I/O	FT		USART1_RX, TIM1_CH3, OTG_FS_ID, DCMI_D1, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
70	103	C15	122	PA11	I/O	FT		USART1_CTS, CAN1_RX, TIM1_CH4, OTG_FS_DM, EVENTOUT	
71	104	B15	123	PA12	I/O	FT		USART1_RTS, CAN1_TX, TIM1_ETR, OTG_FS_DP, EVENTOUT	
72	105	A15	124	PA13 (JTMS-SWDIO)	I/O	FT		JTMS-SWDIO, EVENTOUT	
73	106	F13	125	V _{CAP_2}	S				
74	107	F12	126	V _{SS}	S				
75	108	G13	127	V _{DD}	S				
-	-	E12	128	PH13	I/O	FT		TIM8_CH1N, CAN1_TX, EVENTOUT	
-	-	E13	129	PH14	I/O	FT		TIM8_CH2N, DCMI_D4, EVENTOUT	
-	-	D13	130	PH15	I/O	FT		TIM8_CH3N, DCMI_D11, EVENTOUT	
-	-	E14	131	PI0 ⁽⁶⁾	I/O	FT		TIM5_CH4, SPI2_NSS, I2S2_WS, DCMI_D13, EVENTOUT	
-	-	D14	132	PI1 ⁽⁶⁾	I/O	FT		SPI2_SCK, I2S2_CK, DCMI_D8, EVENTOUT	
-	-	C14	133	PI2	I/O	FT		TIM8_CH4, SPI2_MISO, DCMI_D9, I2S2ext_SD, EVENTOUT	
-	-	C13	134	PI3	I/O	FT		TIM8_ETR, SPI2_MOSI, I2S2_SD, DCMI_D10, EVENTOUT	
-	-	D9	135	V _{SS}	S				
-	-	C9	136	V _{DD}	S				
76	109	A14	137	PA14 (JTCK-SWCLK)	I/O	FT		JTCK-SWCLK, EVENTOUT	
77	110	A13	138	PA15 (JTDI)	I/O	FT		JTDI, SPI3_NSS, I2S3_WS, TIM2_CH1_ETR, SPI1_NSS, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
78	111	B14	139	PC10	I/O	FT		SPI3_SCK/I2S3_CK, UART4_TX, SDIO_D2, DCMI_D8, USART3_TX, EVENTOUT	
79	112	B13	140	PC11	I/O	FT		UART4_RX, SPI3_MISO, SDIO_D3, DCMI_D4, USART3_RX, I2S3ext_SD, EVENTOUT	
80	113	A12	141	PC12	I/O	FT		UART5_TX, SDIO_CK, DCMI_D9, SPI3_MOSI, I2S3_SD, USART3_CK, EVENTOUT	
81	114	B12	142	PD0	I/O	FT		FSMC_D2, CAN1_RX, EVENTOUT	
82	115	C12	143	PD1	I/O	FT		FSMC_D3, CAN1_TX, EVENTOUT	
83	116	D12	144	PD2	I/O	FT		TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT	
84	117	D11	145	PD3	I/O	FT		FSMC_CLK, USART2_CTS, EVENTOUT, SPI2_SCK, I2S2_CK, DCMI_D5	
85	118	D10	146	PD4	I/O	FT		FSMC_NOE, USART2_RTS, EVENTOUT	
86	119	C11	147	PD5	I/O	FT		FSMC_NWE, USART2_TX, EVENTOUT	
-	120	D8	148	V _{SS}	S				
-	121	C8	149	V _{DD}	S				
87	122	B11	150	PD6	I/O	FT		FSMC_NWAIT, USART2_RX, EVENTOUT, SPI3_MOSI, I2S3_MOSI, DCMI_D10	
88	123	A11	151	PD7	I/O	FT		USART2_CK, FSMC_NE1, FSMC_NCE2, EVENTOUT	
-	124	C10	152	PG9	I/O	FT		USART6_RX, FSMC_NE2, FSMC_NCE3, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
-	125	B10	153	PG10	I/O	FT		FSMC_NCE4_1, FSMC_NE3, EVENTOUT, DCMI_D2	
-	126	B9	154	PG11	I/O	FT		FSMC_NCE4_2, ETH_MII_TX_EN, ETH_RMII_TX_EN, EVENTOUT, DCMI_D3	
-	127	B8	155	PG12	I/O	FT		FSMC_NE4, USART6_RTS, EVENTOUT, SPI6_MISO	
-	128	A8	156	PG13	I/O	FT		FSMC_A24, USART6_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EVENTOUT, SPI6_SCK	
-	129	A7	157	PG14	I/O	FT		FSMC_A25, USART6_TX, ETH_MII_TXD1, ETH_RMII_TXD1, EVENTOUT, SPI6_MOSI	
-	130	D7	158	V _{SS}	S				
-	131	C7	159	V _{DD}	S				
-	132	B7	160	PG15	I/O	FT		USART6_CTS, DCMI_D13, EVENTOUT	
89	133	A10	161	PB3 (JTDO/ TRACESWO)	I/O	FT		JTDO/TRACESWO, SPI3_SCK/I2S3_CK, TIM2_CH2, SPI1_SCK, EVENTOUT	
90	134	A9	162	PB4 (NJTRST)	I/O	FT		NJTRST, SPI3_MISO, TIM3_CH1, SPI1_MISO, I2S3ext_SD, EVENTOUT	
91	135	A6	163	PB5	I/O	FT		I2C1_SMBA, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, TIM3_CH2, SPI1_MOSI, SPI3_MOSI, DCMI_D10, I2S3_SD, EVENTOUT	
92	136	B6	164	PB6	I/O	FT		I2C1_SCL, TIM4_CH1, CAN2_TX, DCMI_D5, USART1_TX, EVENTOUT	

Table 8. STM32F43x pin and ball definitions (continued)

Pin number				Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP100	LQFP144	UFBGA176	LQFP176						
93	137	B5	165	PB7	I/O	FT		I2C1_SDA, FSMC_NL(NADV), DCMI_VSYNC, USART1_RX, TIM4_CH2, EVENTOUT	
94	138	D6	166	BOOT0	I	B			V _{PP}
95	139	A5	167	PB8	I/O	FT		TIM4_CH3, SDIO_D4, TIM10_CH1, DCMI_D6, ETH_MII_TXD3, I2C1_SCL, CAN1_RX, EVENTOUT	
96	140	B4	168	PB9	I/O	FT		SPI2_NSS/I2S2_WS, TIM4_CH4, TIM11_CH1, SDIO_D5, DCMI_D7, I2C1_SDA, CAN1_TX, EVENTOUT	
97	141	A4	169	PE0	I/O	FT		TIM4_ETR, FSMC_NBL0, DCMI_D2, EVENTOUT, UART8_Rx	
98	142	A3	170	PE1	I/O	FT		FSMC_NBL1, DCMI_D3, EVENTOUT, UART8_Tx	
99	-	D5	-	V _{SS}	S				
-	143	C6	171	PDR_ON	I	FT			
100	144	C5	172	V _{DD}	S				
-	-	D4	173	PI4	I/O	FT		TIM8_BKIN, DCMI_D5, EVENTOUT	
-	-	C4	174	PI5	I/O	FT		TIM8_CH1, DCMI_VSYNC, EVENTOUT	
-	-	C3	175	PI6	I/O	FT		TIM8_CH2, DCMI_D6, EVENTOUT	
-	-	C2	176	PI7	I/O	FT		TIM8_CH3, DCMI_D7, EVENTOUT	

1. Function availability depends on the chosen device.

2. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:
- The speed should not exceed 2 MHz with a maximum load of 30 pF.
 - These I/Os must not be used as a current source (e.g. to drive an LED).

3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F4xx reference manual, available from the STMicroelectronics website: www.st.com.
4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
5. If the device is delivered in an UFBGA176 or LQFP176 package and the BYPASS_REG pin is set to V_{DD} (Regulator off), then PA0 is used as an internal Reset (active low).
6. PI0 and PI1 cannot be used in I2S2 full-duplex mode.

Table 9. FSMC pin definition

Pins ⁽¹⁾	FSMC				LQFP100 ⁽²⁾
	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	
PE2		A23	A23		Yes
PE3		A19	A19		Yes
PE4		A20	A20		Yes
PE5		A21	A21		Yes
PE6		A22	A22		Yes
PF0	A0	A0			-
PF1	A1	A1			-
PF2	A2	A2			-
PF3	A3	A3			-
PF4	A4	A4			-
PF5	A5	A5			-
PF6	NIORD				-
PF7	NREG				-
PF8	NIOWR				-
PF9	CD				-
PF10	INTR				-
PF12	A6	A6			-
PF13	A7	A7			-
PF14	A8	A8			-
PF15	A9	A9			-
PG0	A10	A10			-
PG1		A11			-
PE7	D4	D4	DA4	D4	Yes
PE8	D5	D5	DA5	D5	Yes
PE9	D6	D6	DA6	D6	Yes
PE10	D7	D7	DA7	D7	Yes
PE11	D8	D8	DA8	D8	Yes

Table 9. FSMC pin definition (continued)

Pins ⁽¹⁾	FSMC				LQFP100 ⁽²⁾
	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	
PE12	D9	D9	DA9	D9	Yes
PE13	D10	D10	DA10	D10	Yes
PE14	D11	D11	DA11	D11	Yes
PE15	D12	D12	DA12	D12	Yes
PD8	D13	D13	DA13	D13	Yes
PD9	D14	D14	DA14	D14	Yes
PD10	D15	D15	DA15	D15	Yes
PD11		A16	A16	CLE	Yes
PD12		A17	A17	ALE	Yes
PD13		A18	A18		Yes
PD14	D0	D0	DA0	D0	Yes
PD15	D1	D1	DA1	D1	Yes
PG2		A12			-
PG3		A13			-
PG4		A14			-
PG5		A15			-
PG6				INT2	-
PG7				INT3	-
PD0	D2	D2	DA2	D2	Yes
PD1	D3	D3	DA3	D3	Yes
PD3		CLK	CLK		Yes
PD4	NOE	NOE	NOE	NOE	Yes
PD5	NWE	NWE	NWE	NWE	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	Yes
PD7		NE1	NE1	NCE2	Yes
PG9		NE2	NE2	NCE3	-
PG10	NCE4_1	NE3	NE3		-
PG11	NCE4_2				-
PG12		NE4	NE4		-
PG13		A24	A24		-
PG14		A25	A25		-
PB7		NADV	NADV		Yes

Table 9. FSMC pin definition (continued)

Pins ⁽¹⁾	FSMC				LQFP100 ⁽²⁾
	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	
PE0		NBL0	NBL0		Yes
PE1		NBL1	NBL1		Yes

1. Full FSMC features are available on LQFP144, LQFP176, and UFBGA176. The features available on smaller packages are given in the dedicated package column.

2. Ports F and G are not available in devices delivered in 100-pin packages.



Table 10. Alternate function mapping

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/4/5/6 I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/7/8 USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI		
Port A	PA0		TIM2_CH1 TIM2_ETR	TIM5_CH1	TIM8_ETR				USART2_CTS	UART4_TX			ETH_MII_CRS				EVENTOUT
	PA1		TIM2_CH2	TIM5_CH2					USART2_RTS	UART4_RX			ETH_MII_RX_CLK ETH_RMII_REF_CLK				EVENTOUT
	PA2		TIM2_CH3	TIM5_CH3	TIM9_CH1				USART2_TX				ETH_MDIO				EVENTOUT
	PA3		TIM2_CH4	TIM5_CH4	TIM9_CH2				USART2_RX			OTG_HS_ULPI_D0	ETH_MII_COL				EVENTOUT
	PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK					OTG_HS_SOF	DCMI_HSYNC		EVENTOUT
	PA5		TIM2_CH1 TIM2_ETR		TIM8_CH1N		SPI1_SCK					OTG_HS_ULPI_CK					EVENTOUT
	PA6		TIM1_BKIN	TIM3_CH1	TIM8_BKIN		SPI1_MISO				TIM13_CH1				DCMI_PIXCLK		EVENTOUT
	PA7		TIM1_CH1N	TIM3_CH2	TIM8_CH1N		SPI1_MOSI				TIM14_CH1		ETH_MII_RX_DV ETH_RMII_CRS_DV				EVENTOUT
	PA8	MCO1	TIM1_CH1			I2C3_SCL			USART1_CK			OTG_FS_SOF					EVENTOUT
	PA9		TIM1_CH2			I2C3_SMBA			USART1_TX						DCMI_D0		EVENTOUT
	PA10		TIM1_CH3						USART1_RX			OTG_FS_ID			DCMI_D1		EVENTOUT
	PA11		TIM1_CH4						USART1_CTS		CAN1_RX	OTG_FS_DM					EVENTOUT
	PA12		TIM1_ETR						USART1_RTS		CAN1_TX	OTG_FS_DP					EVENTOUT
	PA13	JTMS-SWDIO															EVENTOUT
	PA14	JTCK-SWCLK															EVENTOUT
	PA15	JTDI	TIM2_CH1 TIM2_ETR				SPI1_NSS	SPI3_NSS/ I2S3_WS									EVENTOUT

Table 10. Alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/4/5/6 I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/7/8 USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI		
Port B	PB0		TIM1_CH2N	TIM3_CH3	TIM8_CH2N							OTG_HS_ULPI_D1	ETH_MII_RXD2				EVENTOUT
	PB1		TIM1_CH3N	TIM3_CH4	TIM8_CH3N							OTG_HS_ULPI_D2	ETH_MII_RXD3				EVENTOUT
	PB2																EVENTOUT
	PB3	JTDO/ TRACESWO	TIM2_CH2				SPI1_SCK	SPI3_SCK I2S3_CK									EVENTOUT
	PB4	NJTRST		TIM3_CH1			SPI1_MISO	SPI3_MISO	I2S3ext_SD								EVENTOUT
	PB5			TIM3_CH2		I2C1_SMBA	SPI1_MOSI	SPI3_MOSI I2S3_SD			CAN2_RX	OTG_HS_ULPI_D7	ETH_PPS_OUT		DCMI_D10		EVENTOUT
	PB6			TIM4_CH1		I2C1_SCL			USART1_TX		CAN2_TX				DCMI_D5		EVENTOUT
	PB7			TIM4_CH2		I2C1_SDA			USART1_RX					FSMC_NL(NADV)	DCMI_VSYNC		EVENTOUT
	PB8			TIM4_CH3	TIM10_CH1	I2C1_SCL					CAN1_RX		ETH_MII_TXD3	SDIO_D4	DCMI_D6		EVENTOUT
	PB9			TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS I2S2_WS				CAN1_TX			SDIO_D5	DCMI_D7		EVENTOUT
	PB10		TIM2_CH3			I2C2_SCL	SPI2_SCK I2S2_CK		USART3_TX			OTG_HS_ULPI_D3	ETH_MII_RX_ER				EVENTOUT
	PB11		TIM2_CH4			I2C2_SDA			USART3_RX			OTG_HS_ULPI_D4	ETH_MII_TX_EN ETH_RMII_TX_EN				EVENTOUT
	PB12		TIM1_BKIN			I2C2_SMBA	SPI2_NSS I2S2_WS		USART3_CK		CAN2_RX	OTG_HS_ULPI_D5	ETH_MII_TXD0 ETH_RMII_TXD0	OTG_HS_ID			EVENTOUT
	PB13		TIM1_CH1N				SPI2_SCK I2S2_CK		USART3_CTS		CAN2_TX	OTG_HS_ULPI_D6	ETH_MII_TXD1 ETH_RMII_TXD1				EVENTOUT
	PB14		TIM1_CH2N		TIM8_CH2N		SPI2_MISO	I2S2ext_SD	USART3_RTS		TIM12_CH1			OTG_HS_DM			EVENTOUT
	PB15	RTC_REFIN	TIM1_CH3N		TIM8_CH3N		SPI2_MOSI I2S2_SD				TIM12_CH2			OTG_HS_DP			EVENTOUT
Port C	PC0											OTG_HS_ULPI_STP					EVENTOUT
	PC1												ETH_MDC				EVENTOUT
	PC2						SPI2_MISO	I2S2ext_SD				OTG_HS_ULPI_DIR	ETH_MII_TXD2				EVENTOUT
	PC3						SPI2_MOSI I2S2_SD					OTG_HS_ULPI_NXT	ETH_MII_TX_CLK				EVENTOUT
	PC4												ETH_MII_RX_D0 ETH_RMII_RX_D0				EVENTOUT
	PC5												ETH_MII_RX_D1 ETH_RMII_RX_D1				EVENTOUT
	PC6			TIM3_CH1	TIM8_CH1		I2S2_MCK			USART6_TX				SDIO_D6	DCMI_D0		EVENTOUT
	PC7			TIM3_CH2	TIM8_CH2			I2S3_MCK		USART6_RX				SDIO_D7	DCMI_D1		EVENTOUT
	PC8			TIM3_CH3	TIM8_CH3					USART6_CK				SDIO_D0	DCMI_D2		EVENTOUT
	PC9	MCO2		TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN							SDIO_D1	DCMI_D3		EVENTOUT
	PC10							SPI3_SCK/ I2S3_CK	USART3_TX/ I2S3ext_SD	UART4_TX				SDIO_D2	DCMI_D8		EVENTOUT
	PC11					/	I2S3ext_SD	SPI3_MISO	USART3_RX	UART4_RX				SDIO_D3	DCMI_D4		EVENTOUT
	PC12							SPI3_MOSI I2S3_SD	USART3_CK	UART5_TX				SDIO_CK	DCMI_D9		EVENTOUT
	PC13																EVENTOUT
	PC14																EVENTOUT
	PC15																EVENTOUT



Table 10. Alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/4/5/6 I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/7/8 USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI		
Port D	PD0										CAN1_RX			FSMC_D2			EVENTOUT
	PD1										CAN1_TX			FSMC_D3			EVENTOUT
	PD2			TIM3_ETR						UART5_RX				SDIO_CMD	DCMI_D11		EVENTOUT
	PD3						SPI2_SCK I2S2_CK		USART2_CTS					FSMC_CLK	DCMI_D5		EVENTOUT
	PD4								USART2_RTS					FSMC_NOE			EVENTOUT
	PD5								USART2_TX					FSMC_NWE			EVENTOUT
	PD6						SPI3_MOSI I2S3_MOSI		USART2_RX					FSMC_NWAIT	DCMI_D10		EVENTOUT
	PD7								USART2_CK					FSMC_NE1/ FSMC_NCE2			EVENTOUT
	PD8								USART3_TX					FSMC_D13			EVENTOUT
	PD9								USART3_RX					FSMC_D14			EVENTOUT
	PD10								USART3_CK					FSMC_D15			EVENTOUT
	PD11								USART3_CTS					FSMC_A16			EVENTOUT
	PD12			TIM4_CH1					USART3_RTS					FSMC_A17			EVENTOUT
	PD13			TIM4_CH2										FSMC_A18			EVENTOUT
	PD14			TIM4_CH3										FSMC_D0			EVENTOUT
	PD15			TIM4_CH4										FSMC_D1			EVENTOUT
Port E	PE0			TIM4_ETR						UART8_Rx				FSMC_NBL0	DCMI_D2		EVENTOUT
	PE1									UART8_Tx				FSMC_NBL1	DCMI_D3		EVENTOUT
	PE2	TRACECLK					SPI4_SCK						ETH_MII_TXD3	FSMC_A23			EVENTOUT
	PE3	TRACED0												FSMC_A19			EVENTOUT
	PE4	TRACED1					SPI4_NSS							FSMC_A20	DCMI_D4		EVENTOUT
	PE5	TRACED2			TIM9_CH1		SPI4_MISO							FSMC_A21	DCMI_D6		EVENTOUT
	PE6	TRACED3			TIM9_CH2		SPI4_MOSI							FSMC_A22	DCMI_D7		EVENTOUT
	PE7		TIM1_ETR							UART7_Rx				FSMC_D4			EVENTOUT
	PE8		TIM1_CH1N							UART7_Tx				FSMC_D5			EVENTOUT
	PE9		TIM1_CH1											FSMC_D6			EVENTOUT
	PE10		TIM1_CH2N											FSMC_D7			EVENTOUT
	PE11		TIM1_CH2				SPI4_NSS							FSMC_D8			EVENTOUT
	PE12		TIM1_CH3N				SPI4_SCK							FSMC_D9			EVENTOUT
	PE13		TIM1_CH3				SPI4_MISO							FSMC_D10			EVENTOUT
	PE14		TIM1_CH4				SPI4_MOSI							FSMC_D11			EVENTOUT
	PE15		TIM1_BKIN											FSMC_D12			EVENTOUT

Table 10. Alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/4/5/6 I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/7/8 USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI		
Port F	PF0					I2C2_SDA								FSMC_A0			EVENTOUT
	PF1					I2C2_SCL								FSMC_A1			EVENTOUT
	PF2					I2C2_SMB4								FSMC_A2			EVENTOUT
	PF3													FSMC_A3			EVENTOUT
	PF4													FSMC_A4			EVENTOUT
	PF5													FSMC_A5			EVENTOUT
	PF6				TIM10_CH1		SPI5_NSS			UART7_Rx				FSMC_NIORD			EVENTOUT
	PF7				TIM11_CH1		SPI5_SCK			UART7_Tx				FSMC_NREG			EVENTOUT
	PF8						SPI5_MISO				TIM13_CH1			FSMC_NIOWR			EVENTOUT
	PF9						SPI5_MOSI				TIM14_CH1			FSMC_CD			EVENTOUT
	PF10													FSMC_INTR	DCMI_D11		EVENTOUT
	PF11						SPI5_MOSI								DCMI_D12		EVENTOUT
	PF12													FSMC_A6			EVENTOUT
	PF13													FSMC_A7			EVENTOUT
	PF14													FSMC_A8			EVENTOUT
	PF15													FSMC_A9			EVENTOUT
Port G	PG0													FSMC_A10			EVENTOUT
	PG1													FSMC_A11			EVENTOUT
	PG2													FSMC_A12			EVENTOUT
	PG3													FSMC_A13			EVENTOUT
	PG4													FSMC_A14			EVENTOUT
	PG5													FSMC_A15			EVENTOUT
	PG6													FSMC_INT2	DCMI_D12		EVENTOUT
	PG7									USART6_CK				FSMC_INT3	DCMI_D13		EVENTOUT
	PG8						SPI6_NSS			USART6_RTS			ETH_PPS_OUT				EVENTOUT
	PG9									USART6_RX				FSMC_NE2/ FSMC_NCE3			EVENTOUT
	PG10													FSMC_NCE4_1/ FSMC_NE3	DCMI_D2		EVENTOUT
	PG11												ETH_MII_TX_EN ETH_RMII_TX_EN	FSMC_NCE4_2	DCMI_D3		EVENTOUT
	PG12						SPI6_MISO			USART6_RTS				FSMC_NE4			EVENTOUT
	PG13						SPI6_SCK			UART6_CTS			ETH_MII_TXD0 ETH_RMII_TXD0	FSMC_A24			EVENTOUT
	PG14						SPI6_MOSI			USART6_TX			ETH_MII_TXD1 ETH_RMII_TXD1	FSMC_A25			EVENTOUT
	PG15									USART6_CTS					DCMI_D13		EVENTOUT



Table 10. Alternate function mapping (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/2/4/5/6 I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/7/8 USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI		
Port H	PH0																EVENTOUT
	PH1																EVENTOUT
	PH2												ETH_MII_CRS				EVENTOUT
	PH3												ETH_MII_COL				EVENTOUT
	PH4					I2C2_SCL						OTG_HS_ULPI_NXT					EVENTOUT
	PH5					I2C2_SDA	SPI5_NSS										EVENTOUT
	PH6					I2C2_SMBA	SPI5_SCK				TIM12_CH1		ETH_MII_RXD2		DCMI_D8		EVENTOUT
	PH7					I2C3_SCL	SPI5_MISO						ETH_MII_RXD3		DCMI_D9		EVENTOUT
	PH8					I2C3_SDA									DCMI_HSYNC		EVENTOUT
	PH9					I2C3_SMBA					TIM12_CH2				DCMI_D0		EVENTOUT
	PH10			TIM5_CH1											DCMI_D1		EVENTOUT
	PH11			TIM5_CH2											DCMI_D2		EVENTOUT
	PH12			TIM5_CH3											DCMI_D3		EVENTOUT
	PH13				TIM8_CH1N						CAN1_TX						EVENTOUT
	PH14				TIM8_CH2N										DCMI_D4		EVENTOUT
	PH15				TIM8_CH3N										DCMI_D11		EVENTOUT
Port I	PI0			TIM5_CH4			SPI2_NSS I2S2_WS								DCMI_D13		EVENTOUT
	PI1						SPI2_SCK I2S2_CK								DCMI_D8		EVENTOUT
	PI2				TIM8_CH4		SPI2_MISO	I2S2ext_SD							DCMI_D9		EVENTOUT
	PI3				TIM8_ETR		SPI2_MOSI I2S2_SD								DCMI_D10		EVENTOUT
	PI4				TIM8_BKIN										DCMI_D5		EVENTOUT
	PI5				TIM8_CH1										DCMI_VSYNC		EVENTOUT
	PI6				TIM8_CH2										DCMI_D6		EVENTOUT
	PI7				TIM8_CH3										DCMI_D7		EVENTOUT
	PI8																EVENTOUT
	PI9										CAN1_RX						EVENTOUT
	PI10												ETH_MII_RX_ER				EVENTOUT
	PI11											OTG_HS_ULPI_DIR					EVENTOUT

5 Memory mapping

The memory map is shown in [Figure 15](#).

Figure 15. Memory map




Table 11. STM32F43x register boundary addresses

Bus	Boundary address	Peripheral
	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex-M4	0xE000 0000 - 0xE00F FFFF	Cortex-M4 internal peripherals
	0xA000 1000 - 0xDFFF FFFF	Reserved
AHB3	0xA000 0000 - 0xA000 0FFF	FSMC control register
	0x9000 0000 - 0x9FFF FFFF	FSMC bank 4
	0x8000 0000 - 0x8FFF FFFF	FSMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FSMC bank 2
	0x6000 0000 - 0x6FFF FFFF	FSMC bank 1
	0x5006 0C00- 0x5FFF FFFF	Reserved
AHB2	0x5006 0800 - 0x5006 0BFF	RNG
	0x5006 0400 - 0x5006 07FF	HASH
	0x5006 0000 - 0x5006 03FF	CRYP
	0x5005 0400 - 0x5005 FFFF	Reserved
	0x5005 0000 - 0x5005 03FF	DCMI
	0x5004 0000- 0x5004 FFFF	Reserved
	0x5000 0000 - 0x5003 FFFF	USB OTG FS
	0x4008 0000- 0x4FFF FFFF	Reserved

Table 11. STM32F43x register boundary addresses (continued)

Bus	Boundary address	Peripheral
AHB1	0x4004 0000 - 0x4007 FFFF	USB OTG HS
	0X4002 9400 - 0x4003 FFFF	Reserved
	0x4002 9000 - 0x4002 93FF	ETHERNET MAC
	0x4002 8C00 - 0x4002 8FFF	
	0x4002 8800 - 0x4002 8BFF	
	0x4002 8400 - 0x4002 87FF	
	0x4002 8000 - 0x4002 83FF	
	0x4002 6800 - 0x4002 7FFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0X4002 5000 - 0X4002 5FFF	Reserved
	0x4002 4000 - 0x4002 4FFF	BKPSRAM
	0x4002 3C00 - 0x4002 3FFF	Flash interface register
	0x4002 3800 - 0x4002 3BFF	RCC
	0X4002 3400 - 0X4002 37FF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
	0x4002 2400 - 0x4002 2FFF	Reserved
	0x4002 2000 - 0x4002 23FF	GPIOI
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1800 - 0x4002 1BFF	GPIOG
	0x4002 1400 - 0x4002 17FF	GPIOF
	0x4002 1000 - 0x4002 13FF	GPIOE
	0X4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA
	0x4001 5800- 0x4001 FFFF	Reserved

Table 11. STM32F43x register boundary addresses (continued)

Bus	Boundary address	Peripheral
APB2	0x4001 5400 - 0x4001 57FF	SPI6
	0x4001 5000 - 0x4001 53FF	SPI5
	0x4001 4C00 - 0x4001 4FFF	Reserved
	0x4001 4800 - 0x4001 4BFF	TIM11
	0x4001 4400 - 0x4001 47FF	TIM10
	0x4001 4000 - 0x4001 43FF	TIM9
	0x4001 3C00 - 0x4001 3FFF	EXTI
	0x4001 3800 - 0x4001 3BFF	SYSCFG
	0x4001 3400 - 0x4001 37FF	SPI4
	0x4001 3000 - 0x4001 33FF	SPI1
	0x4001 2C00 - 0x4001 2FFF	SDIO
	0x4001 2400 - 0x4001 2BFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC1 - ADC2 - ADC3
	0x4001 1800 - 0x4001 1FFF	Reserved
	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	TIM8
	0x4001 0000 - 0x4001 03FF	TIM1
	0x4000 7800 - 0x4000 FFFF	Reserved

Table 11. STM32F43x register boundary addresses (continued)

Bus	Boundary address	Peripheral
APB1	0x4000 7C00 - 0x4000 7FFF	UART8
	0x4000 7800 - 0x4000 7BFF	UART7
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6C00 - 0x4000 6FFF	Reserved
	0x4000 6800 - 0x4000 6BFF	CAN2
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	UART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	I2S2ext
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 2400 - 0x4000 27FF	Reserved
	0x4000 2000 - 0x4000 23FF	TIM14
	0x4000 1C00 - 0x4000 1FFF	TIM13
	0x4000 1800 - 0x4000 1BFF	TIM12
	0x4000 1400 - 0x4000 17FF	TIM7
	0x4000 1000 - 0x4000 13FF	TIM6
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
	0x4000 0400 - 0x4000 07FF	TIM3
	0x4000 0000 - 0x4000 03FF	TIM2

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ($\text{mean} \pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.3\text{ V}$ (for the $1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ($\text{mean} \pm 2\sigma$).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 16](#).

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 17](#).

Figure 16. Pin loading conditions






Figure 17. Pin input voltage



6.1.6 Power supply scheme

Figure 18. Power supply scheme




1. To connect BYPASS_REG and PDR_ON pins, refer to [Section 3.15: Power supply supervisor](#) and [Section 3.16: Voltage regulator](#)
2. The two 2.2 μF ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
3. The 4.7 μF ceramic capacitor must be connected to one of the V_{DD} pin.
4. $V_{\text{DDA}}=V_{\text{DD}}$ and $V_{\text{SSA}}=V_{\text{SS}}$.

Caution: Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

6.1.7 Current consumption measurement

Figure 19. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 12: Voltage characteristics](#), [Table 13: Current characteristics](#), and [Table 14: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 12. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including V_{DDA} , V_{DD} and V_{BAT}) ⁽¹⁾	-0.3	4.0	V
V_{IN}	Input voltage on FT pins ⁽²⁾	$V_{SS}-0.3$	$V_{DD}+4.0$	
	Input voltage on TTa pins	$V_{SS}-0.3$	4.0	
	Input voltage on any other pin	$V_{SS}-0.3$	4.0	
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins	-	50	mV
$ V_{SSx}-V_{SS} $	Variations between all the different ground pins	-	50	
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	see Section 6.3.14: Absolute maximum ratings (electrical sensitivity)		

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. V_{IN} maximum value must always be respected. Refer to [Table 13](#) for the values of the maximum allowed injected current.

Table 13. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all V_{DD_x} power lines (source) ⁽¹⁾	270	mA
ΣI_{VSS}	Total current out of sum of all V_{SS_x} ground lines (sink) ⁽¹⁾	-270	
I_{VDD}	Maximum current into each V_{DD_x} power line (source) ⁽¹⁾	100	
I_{VSS}	Maximum current out of each V_{SS_x} ground line (sink) ⁽¹⁾	-100	
I_{IO}	Output current sunk by any I/O and control pin	25	
	Output current sourced by any I/Os and control pin	-25	
ΣI_{IO}	Total output current sunk by sum of all I/O and control pins ⁽²⁾	120	
	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-120	
$I_{INJ(PIN)}$ ⁽³⁾	Injected current on FT pins ⁽⁴⁾	-5/+0	
	Injected current on NRST and B pins ⁽⁴⁾		
	Injected current on TTa pins ⁽⁵⁾	±5	
$\Sigma I_{INJ(PIN)}$ ⁽⁵⁾	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	±25	

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Negative injection disturbs the analog performance of the device. See note in [Section 6.3.20: 12-bit ADC characteristics](#).
4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
5. A positive injection is induced by $V_{IN} > V_{DDA}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 12](#) for the values of the maximum allowed input voltage.
6. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 14. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	125	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 15. General operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HCLK}	Internal AHB clock frequency	Power Scale3: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x01	0	-	120	MHz
		Power Scale2: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x10	0	-	144	
		Power Scale1: Regulator ON, VOS[1:0] bits in PWR_CR register= 0x11	0	-	168	
f_{PCLK1}	Internal APB1 clock frequency		0	-	42	
f_{PCLK2}	Internal APB2 clock frequency		0	-	84	
V_{DD}	Standard operating voltage		1.8 ⁽¹⁾	-	3.6	V
$V_{DDA}^{(2)(3)}$	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as $V_{DD}^{(4)}$	1.8 ⁽¹⁾	-	2.4	V
	Analog operating voltage (ADC limited to 2.4 M samples)		2.4	-	3.6	
V_{BAT}	Backup operating voltage		1.65	-	3.6	V
V_{12}	Regulator ON: 1.2 V internal voltage on V_{CAP_1}/V_{CAP_2} pins	VOS[1:0] bits in PWR_CR register = 0x01 Max frequency 120 MHz	1.08	1.14	1.20	V
		VOS[1:0] bits in PWR_CR register = 0x10 Max frequency 144 MHz	1.20	1.26	1.32	
		VOS[1:0] bits in PWR_CR register= 0x11 Max frequency 168 MHz	1.26	1.32	1.40	
	Regulator OFF: 1.2 V external voltage must be supplied from external regulator on V_{CAP_1}/V_{CAP_2} pins	Max frequency 120 MHz	1.10	1.14	1.20	
		Max frequency 144 MHz	1.20	1.26	1.32	
		Max frequency 168 MHz	1.26	1.32	1.38	
V_{IN}	Input voltage on RST and FT pins ⁽⁵⁾	$2\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-0.3	-	5.5	V
		$V_{DD} \leq 2\text{ V}$	-0.3	-	5.2	
	Input voltage on TTa pins		-0.3	-	$V_{DDA} + 0.3$	
	Input voltage on B pin		0	-	5.5	
P_D	Power dissipation at $T_A = 85\text{ }^\circ\text{C}$ for suffix 6 or $T_A = 105\text{ }^\circ\text{C}$ for suffix 7 ⁽⁶⁾	LQFP100	-		465	mW
		LQFP144	-		500	
		LQFP176	-		526	
		UFBGA176	-		513	

Table 15. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T _A	Ambient temperature for 6 suffix version	Maximum power dissipation	−40		85	°C
		Low power dissipation ⁽⁷⁾	−40		105	
	Ambient temperature for 7 suffix version	Maximum power dissipation	−40		105	°C
		Low power dissipation ⁽⁷⁾	−40		125	
T _J	Junction temperature range	6 suffix version	−40		105	°C
		7 suffix version	−40		125	

1. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the device operates in a reduced temperature range, with the use of an external power supply supervisor (refer to [Section 3.15.2: Internal reset OFF](#)).
2. When the ADC is used, refer to [Table 67: ADC characteristics](#).
3. If V_{REF+} pin is present, it must respect the following condition: V_{DDA} - V_{REF+} < 1.2 V.
4. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and power-down operation.
5. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
6. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax}.
7. In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax}.

Table 16. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum Flash memory access frequency with wait states ⁽¹⁾⁽²⁾	I/O operation	Clock output frequency on I/O pins	Possible Flash memory operations
V _{DD} = 1.8 to 2.1 V ⁽³⁾	Conversion time up to 1.2 Msps	20 MHz ⁽⁴⁾	160 MHz with 7 wait states	– No I/O compensation	up to 30 MHz	8-bit erase and program operations only
V _{DD} = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	168 MHz with 7 wait states	– No I/O compensation	up to 30 MHz	16-bit erase and program operations
V _{DD} = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	168 MHz with 6 wait states	– I/O compensation works	up to 48 MHz	16-bit erase and program operations
V _{DD} = 2.7 to 3.6 V ⁽⁵⁾	Conversion time up to 2.4 Msps	30 MHz	168 MHz with 5 wait states	– I/O compensation works	– up to 84 MHz when V _{DD} = 3.0 to 3.6 V – up to 48 MHz when V _{DD} = 2.7 to 3.0 V	32-bit erase and program operations


1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.

- Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
- V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the device operates in a reduced temperature range, with the use of an external power supply supervisor (refer to [Section 3.15.2: Internal reset OFF](#)).
- Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.
- The voltage range for USB full speed embedded PHYs can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

6.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the VCAP1/VCAP2 pins. C_{EXT} is specified in [Table 17](#).

Figure 20. External capacitor C_{EXT}



- Legend: ESR is the equivalent series resistance.

Table 17. VCAP1/VCAP2 operating conditions⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μ F
ESR	ESR of external capacitor	< 2 Ω

- When bypassing the voltage regulator, the two 2.2 μ F V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T_A .

Table 18. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
t_{VDD}	V_{DD} rise time rate	20	∞	μ s/V
	V_{DD} fall time rate	20	∞	

6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T_A .

Table 19. Operating conditions at power-up / power-down (regulator OFF)⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{DD} rise time rate	Power-up	20	∞	$\mu s/V$
	V_{DD} fall time rate	Power-down	20	∞	
t_{VCAP}	V_{CAP_1} and V_{CAP_2} rise time rate	Power-up	20	∞	
	V_{CAP_1} and V_{CAP_2} fall time rate	Power-down	20	∞	

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when V_{DD} reach below 1.08 V.

6.3.5 Embedded reset and power control block characteristics

The parameters given in [Table 20](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 15](#).

Table 20. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PVD}	Programmable voltage detector level selection	PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	V
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	V
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	V
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	V
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	V
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	V
		PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V
		PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	V
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	V
		PLS[2:0]=101 (falling edge)	2.65	2.84	3.02	V
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	V
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	V
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	V
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	V
$V_{PVDhyst}^{(2)}$	PVD hysteresis		-	100	-	mV
$V_{POR/PDR}$	Power-on/power-down reset threshold	Falling edge	1.60 ⁽¹⁾	1.68	1.76	V
		Rising edge	1.64	1.72	1.80	V
$V_{PDRhyst}^{(2)}$	PDR hysteresis		-	40	-	mV

Table 20. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{BOR1}	Brownout level 1 threshold	Falling edge	2.13	2.19	2.24	V
		Rising edge	2.23	2.29	2.33	V
V_{BOR2}	Brownout level 2 threshold	Falling edge	2.44	2.50	2.56	V
		Rising edge	2.53	2.59	2.63	V
V_{BOR3}	Brownout level 3 threshold	Falling edge	2.75	2.83	2.88	V
		Rising edge	2.85	2.92	2.97	V
$V_{BORhyst}^{(2)}$	BOR hysteresis		-	100	-	mV
$T_{RSTTEMPO}^{(2)(3)}$	POR reset temporization		0.5	1.5	3.0	ms
$I_{RUSH}^{(2)}$	InRush current on voltage regulator power-on (POR or wakeup from Standby)		-	160	200	mA
$E_{RUSH}^{(2)}$	InRush energy on voltage regulator power-on (POR or wakeup from Standby)	$V_{DD} = 1.8\text{ V}$, $T_A = 105\text{ }^{\circ}\text{C}$, $I_{RUSH} = 171\text{ mA}$ for $31\text{ }\mu\text{s}$	-	-	5.4	μC

1. The product behavior is guaranteed by design down to the minimum $V_{POR/PDR}$ value.
2. Guaranteed by design, not tested in production.
3. The reset temporization is measured from the power-on (POR reset or wakeup from V_{BAT}) to the instant when first instruction is read by the user application code.

6.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in [Figure 19: Current consumption measurement scheme](#).

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at VDD or VSS (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 30 MHz, 1 wait state from 30 to 60 MHz, 2 wait states from 60 to 90 MHz, 3 wait states from 90 to 108 MHz).

from 90 to 120 MHz, 4 wait states from 120 to 150 MHz, and 5 wait states from 150 to 168 MHz).

- The voltage scaling is adjusted to f_{HCLK} frequency as follows:
 - Scale 3 for $f_{HCLK} \leq 120$ MHz
 - Scale 2 for $120 \text{ MHz} < f_{HCLK} \leq 144$ MHz
 - Scale 1 for $144 \text{ MHz} < f_{HCLK} \leq 168$ MHz
- The system clock is HCLK, $f_{PCLK1} = f_{HCLK}/4$, and $f_{PCLK2} = f_{HCLK}/2$. However, AHB prescaler of 2, 4 and 8 is used for frequencies of 90 MHz, 60 MHz and 30 MHz, respectively.
- External clock is 4 MHz and PLL is on when f_{HCLK} is higher than 25 MHz.
- The maximum values are obtained for $V_{DD} = 3.6$ V and a maximum ambient temperature (T_A), and the typical values for $T_A = 25$ °C and $V_{DD} = 3.3$ V unless otherwise specified.

Table 21. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)

Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Typ	Max ⁽¹⁾			Unit
					TA= 25 °C	TA=85 °C	TA=105 °C	
I _{DD}	Supply current in RUN mode	External clock, all peripherals enabled ⁽²⁾⁽³⁾	168	93	101	125	135	mA
			150	86	89	105	120	
			144	78	86	102	117	
			120	63	67	80	93	
			90	50	55	68	81	
			60	35	40	53	66	
			30	19	23	37	48	
			25	16	20	33	45	
			16	11	15	28	39	
			8	7	10	23	35	
			4	4	8	21	33	
			2	3	7	20	32	
		External clock, all peripherals disabled ⁽³⁾	168	47	51	71	87	
			150	45	47	66	81	
			144	42	46	64	79	
			120	35	39	53	65	
			90	30	33	47	59	
			60	21	25	39	51	
			30	12	16	29	41	
			25	10	14	26	39	
			16	8	11	24	36	
			8	5	8	22	33	
			4	3	7	20	32	
			2	3	6	19	31	

1. Based on characterization, not tested in production unless otherwise specified.

2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

Table 22. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM ⁽¹⁾

Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Typ	Max ⁽²⁾			Unit
					T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	
I _{DD}	Supply current in Run mode	External clock, all peripherals enabled ⁽³⁾⁽⁴⁾	168	87	92 ⁽⁵⁾	109 ⁽⁵⁾	125 ⁽⁵⁾	mA
			150	74	79	94	108	
			144	68	76	90	105	
			120	52	55	68	80	
			90	41	44	57	70	
			60	28	31	44	57	
			30	16	18	31	43	
			25	12	15	28	40	
			16	10	13	26	39	
			8	5	8	22	34	
			4	4	7	20	32	
			2	3	6	19	31	
		External clock, all peripherals disabled ⁽³⁾	168	40	42 ⁽⁵⁾	62 ⁽⁵⁾	78 ⁽⁵⁾	
			150	34	37	54	69	
			144	31	35	53	68	
			120	26	27	40	53	
			90	20	23	36	48	
			60	14	17	30	42	
			30	8	11	24	37	
			25	7	9	23	35	
			16	7	9	23	35	
			8	3	7	20	32	
			4	3	6	19	31	
			2	2	6	19	31	

1. Code and data processing running from SRAM1 using boot pins.
2. Based on characterization, not tested in production.
3. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
4. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
5. Based on characterization, tested in production.

Table 23. Typical and maximum current consumption in Sleep mode

Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Typ	Max ⁽¹⁾			Unit
					T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	
I _{DD}	Supply current in Sleep mode	External clock, all peripherals enabled ⁽²⁾	168	62	71 ⁽³⁾	87 ⁽³⁾	103 ⁽³⁾	mA
			150	53	57	75	90	
			144	51	55	73	88	
			120	38	41	55	68	
			90	30	33	47	59	
			60	20	24	38	50	
			30	11	15	28	40	
			25	9	13	26	38	
			16	8	12	25	36	
			8	8	8	21	33	
			4	4	7	20	32	
			2	2	6	19	31	
		External clock, all peripherals disabled	168	15	19 ⁽³⁾	39 ⁽³⁾	55 ⁽³⁾	
			150	13	16	34	49	
			144	12	16	33	48	
			120	9	13	26	39	
			90	8	13	25	39	
			60	6	11	23	19	
			30	4	8	21	33	
			25	3	7	20	32	
			16	3	7	20	32	
			8	2	6	19	31	
			4	2	6	19	31	
			2	2	6	19	31	

1. Based on characterization, not tested in production unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC_CR2 register).

3. Based on characterization, tested in production.

Table 24. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions	Typ	Max ⁽¹⁾				Unit
			T _A = 25 °C	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C		
I _{DD_STOP}	Supply current in Stop mode with main regulator in Run mode	Flash in Stop mode, all oscillators OFF, no independent watchdog	0.40	1.5	14	25	mA	
		Flash in Deep power down mode, all oscillators OFF	0.35	1.5	14	25		
	Supply current in Stop mode with main regulator in Low Power mode	Flash in Stop mode, all oscillators OFF, no independent watchdog	0.29	1.1	10	18		
		Flash in Deep power down mode, all oscillators OFF, no independent watchdog	0.23	1.1	10	18		

1. Data based on characterization, tested in production.

Table 25. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions	Typ ⁽¹⁾			Max ⁽²⁾			Unit
			T _A = 25 °C			T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	
			V _{DD} = 1.8 V	V _{DD} = 2.4 V	V _{DD} = 3.3 V	V _{DD} = 3.6 V			
I _{DD_STBY}	Supply current in Standby mode	Backup SRAM ON, low-speed oscillator (LSE) and RTC ON	2.80	3.00	3.6	7	19	36	μA
		Backup SRAM OFF, low-speed oscillator (LSE) and RTC ON	2.30	2.60	3.1	6	16	31	
		Backup SRAM ON, RTC and LSE OFF	2.30	2.50	2.9	6 ⁽³⁾	18 ⁽³⁾	35 ⁽³⁾	
		Backup SRAM OFF, RTC and LSE OFF	1.70	1.90	2.2	5 ⁽³⁾	15 ⁽³⁾	30 ⁽³⁾	

1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 μA.

2. Based on characterization, not tested in production unless otherwise specified.

3. Based on characterization, tested in production.

Table 26. Typical and maximum current consumptions in V_{BAT} mode

Symbol	Parameter	Conditions ⁽¹⁾	Typ			Max ⁽²⁾		Unit
			T _A = 25 °C			T _A = 85 °C	T _A = 105 °C	
			V _{BAT} = 1.8 V	V _{BAT} = 2.4 V	V _{BAT} = 3.3 V	V _{BAT} = 3.6 V		
I _{DD_VBAT}	Backup domain supply current	Backup SRAM ON, low-speed oscillator (LSE) and RTC ON	1.28	1.40	1.62	6	11	μA
		Backup SRAM OFF, low-speed oscillator (LSE) and RTC ON	0.66	0.76	0.97	3	5	
		Backup SRAM ON, RTC and LSE OFF	0.70	0.72	0.74	5	10	
		Backup SRAM OFF, RTC and LSE OFF	0.10	0.10	0.10	2	4	

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a C_L of 6 pF for typical values.

2. Based on characterization, not tested in production.



Figure 21. Typical V_{BAT} current consumption (LSE and RTC ON/backup RAM OFF)

Figure 22. Typical V_{BAT} current consumption (LSE and RTC ON/backup RAM ON)

MS30491V1

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 48: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see [Table 28: Peripheral current consumption](#)), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O

pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 27. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f_{SW})	Typ	Unit
IDDIO	I/O switching current	$V_{DD} = 3.3\text{ V}$ $C = C_{INT}^{(2)}$	2 MHz	0.05	mA
			8 MHz	0.20	
			25 MHz	0.60	
			50 MHz	1.10	
			60 MHz	1.30	
			84 MHz	1.80	
		$V_{DD} = 3.3\text{ V}$ $C_{EXT} = 0\text{ pF}$ $C = C_{INT} + C_{EXT} + C_S$	2 MHz	0.20	
			8 MHz	0.40	
			25 MHz	1.20	
			50 MHz	2.40	
			60 MHz	2.80	
			84 MHz	3.70	
		$V_{DD} = 3.3\text{ V}$ $C_{EXT} = 10\text{ pF}$ $C = C_{INT} + C_{EXT} + C_S$	2 MHz	0.20	
			8 MHz	0.70	
			25 MHz	2.20	
			50 MHz	3.30	
			60 MHz	4.10	
			84 MHz	9.60	
		$V_{DD} = 3.3\text{ V}$ $C_{EXT} = 22\text{ pF}$ $C = C_{INT} + C_{EXT} + C_S$	2 MHz	0.30	
			8 MHz	1.00	
			25 MHz	2.90	
			50 MHz	6.60	
			60 MHz	11.2	
		$V_{DD} = 3.3\text{ V}$ $C_{EXT} = 33\text{ pF}$ $C = C_{INT} + C_{EXT} + C_S$	2 MHz	0.30	
			8 MHz	1.30	
			25 MHz	4.70	
			50 MHz	11.80	

1. C_S is the PCB board capacitance including the pad pin. $C_S = 7\text{ pF}$ (estimated value).

2. This test is performed by cutting the LQFP176 package pin (pad removal).

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The ART accelerator is ON.
- Power Scale 1 mode selected, internal digital voltage V12 = 1.32 V.
- HCLK is the system clock at 168 MHz. $f_{PCLK1} = f_{HCLK}/4$, and $f_{PCLK2} = f_{HCLK}/2$.
The given value is calculated by measuring the difference of current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature is 25 °C and $V_{DD}=3.3$ V.

Table 28. Peripheral current consumption

Peripheral		I_{DD} (typ)	Unit
AHB1 (up to 168MHz)	GPIOA	2.38	$\mu\text{A}/\text{MHz}$
	GPIOB	2.38	
	GPIOC	2.32	
	PIOD	2.38	
	GPIOE	2.32	
	GPIOF	2.32	
	PIOG	2.26	
	GPIOH	2.20	
	GPIOI	2.26	
	OTG_HS+ULPI	39.40	
	CRC	0.42	
	BKPSRAM	0.71	
	DMA1	37.56	
	DMA2	37.02	
	ETH_MAC ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	34.35	
AHB2 (up to 168MHz)	OTG_FS	24.58	$\mu\text{A}/\text{MHz}$
	DCMI	3.57	
	RNG	2.20	
	Hash	4.23	
	Crypto	2.96	
AHB3 (up to 168MHz)	FSMC	20.48	$\mu\text{A}/\text{MHz}$

Table 28. Peripheral current consumption (continued)

Peripheral		I _{DD} (typ)	Unit
APB1 (up to 42MHz)	TIM2	17.38	μA/MHz
	TIM3	14.29	
	TIM4	14.52	
	TIM5	17.38	
	TIM6	3.10	
	TIM7	3.10	
	TIM12	7.62	
	TIM13	5.24	
	TIM14	5.71	
	PWR	11.19	
	USART2	4.52	
	USART3	4.76	
	UART4	4.29	
	UART5	4.29	
	UART7	4.29	
	UART8	4.05	
	I2C1	4.29	
	I2C2	4.29	
	I2C3	4.29	
	SPI2 ⁽¹⁾	3.33	
	SPI3 ⁽¹⁾	3.81	
	I2S2	3.10	
	I2S3	3.57	
	CAN1	6.90	
	CAN2	6.67	
	DAC ⁽²⁾	2.62	
	WWDG	1.19	
APB2 (up to 84MHz)	SDIO	8.33	
	TIM1	16.90	
	TIM8	17.14	

Table 28. Peripheral current consumption (continued)

Peripheral		I _{DD} (typ)	Unit
APB2 (up to 84MHz)	TIM9	7.50	μA/MHz
	TIM10	4.88	
	TIM11	5.12	
	ADC1 ⁽³⁾	5.00	
	ADC2 ⁽³⁾	5.12	
	ADC3 ⁽³⁾	4.88	
	SPI1	1.79	
	USART1	4.40	
	USART6	4.40	
	SPI4	1.79	
	SPI5	1.79	
	SPI6	1.80	
	SYSCFG	1.19	

1. I2SMOD bit set in SPI_I2SCFGR register, and then the I2SE bit set to enable I2S peripheral.
2. When DAC is ON and EN1/2 bits are set in DAC_CR register, add an additional power consumption of 0.8 mA per DAC channel for the analog part.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

6.3.7 Wakeup time from low-power modes

The wakeup times given in [Table 29](#) are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD}=3.3 V.

Table 29. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
t _{WUSLEEP} ⁽²⁾	Wakeup from Sleep mode	-	6	-	CPU clock cycle
t _{WUSTOP} ⁽²⁾	Wakeup from Stop mode (regulator in Run mode)	-	13.6	-	μs
	Wakeup from Stop mode (regulator in low power mode)	-	17	40	
	Wakeup from Stop mode (regulator in low power mode and Flash memory in Deep power down mode)	-	110	-	
t _{WUSTDBY} ⁽²⁾⁽³⁾	Wakeup from Standby mode	-	318	480	μs

1. Based on characterization, not tested in production.
2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.
3. t_{WUSTDBY} maximum value is given at -40 °C.

6.3.8 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the [Table 48](#). However, the recommended clock input waveform is shown in [Figure 23](#).

The characteristics given in [Table 30](#) result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [Table 15](#).

Table 30. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	External user clock source frequency ⁽¹⁾		1	-	50	MHz
V_{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}	-	$0.3V_{DD}$	
$t_{w(HSE)}$ $t_{w(HSE)}$	OSC_IN high or low time ⁽¹⁾		5	-	-	ns
$t_{r(HSE)}$ $t_{f(HSE)}$	OSC_IN rise or fall time ⁽¹⁾		-	-	10	
$C_{in(HSE)}$	OSC_IN input capacitance ⁽¹⁾		-	5	-	pF
$DuCy_{(HSE)}$	Duty cycle		45	-	55	%
I_L	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 1	μA

1. Guaranteed by design, not tested in production.

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the [Table 48](#). However, the recommended clock input waveform is shown in [Figure 24](#).


The characteristics given in [Table 31](#) result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in [Table 15](#).

Table 31. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE_ext}	User External clock source frequency ⁽¹⁾		-	32.768	1000	kHz
V_{LSEH}	OSC32_IN input pin high level voltage		$0.7V_{DD}$	-	V_{DD}	V
V_{LSEL}	OSC32_IN input pin low level voltage		V_{SS}	-	$0.3V_{DD}$	
$t_{w(LSE)}$ $t_{f(LSE)}$	OSC32_IN high or low time ⁽¹⁾		450	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time ⁽¹⁾		-	-	50	
$C_{in(LSE)}$	OSC32_IN input capacitance ⁽¹⁾		-	5	-	pF
$DuCy_{(LSE)}$	Duty cycle		30	-	70	%
I_L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	± 1	μA


1. Guaranteed by design, not tested in production.

Figure 23. High-speed external clock source AC timing diagram



ai17528

Figure 24. Low-speed external clock source AC timing diagram



ai17529

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 32](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 32. HSE 4-26 MHz oscillator characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency		4	-	26	MHz
R_F	Feedback resistor		-	200	-	k Ω
I_{DD}	HSE current consumption	$V_{DD}=3.3\text{ V}$, ESR= 30 Ω , $C_L=5\text{ pF}@25\text{ MHz}$	-	450	-	μA
		$V_{DD}=3.3\text{ V}$, ESR= 30 Ω , $C_L=10\text{ pF}@25\text{ MHz}$	-	530	-	
$G_{m_crit_max}$	Maximum critical crystal g_m	Startup	-	-	1	mA/V
$t_{SU(HSE)}^{(2)}$	Startup time	V_{DD} is stabilized	-	2	-	ms

1. Guaranteed by design, not tested in production.


2. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 25](#)). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the

series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website www.st.com.

Figure 25. Typical application with an 8 MHz crystal



1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 33](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


Table 33. LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz) ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_F	Feedback resistor		-	18.4	-	MΩ
I_{DD}	LSE current consumption		-	-	1	μA
$G_{m_crit_max}$	Maximum critical crystal g_m	Startup	-	-	0.56	μA/V
$t_{SU(LSE)}^{(2)}$	startup time	V_{DD} is stabilized	-	2	-	s

- Guaranteed by design, not tested in production.
- $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note: For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website www.st.com.

Figure 26. Typical application with a 32.768 kHz crystal



ai17531

6.3.9 Internal clock source characteristics

The parameters given in [Table 34](#) and [Table 35](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 15](#).

High-speed internal (HSI) RC oscillator

Table 34. HSI oscillator characteristics ⁽¹⁾


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
f _{HSI}	Frequency			-	16	-	MHz
ACC _{HSI}	Accuracy of the HSI oscillator	User-trimmed with the RCC_CR register ⁽²⁾		-	-	1	%
		Factory-calibrated	T _A = −40 to 105 °C ⁽³⁾	−8	-	4.5	%
			T _A = −10 to 85 °C ⁽³⁾	−4	-	4	%
			T _A = 25 °C	−1	-	1	%
t _{su(HSI)} ⁽²⁾	HSI oscillator startup time			-	2.2	4	μs
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption			-	60	80	μA

1. $V_{DD} = 3.3\text{ V}$, $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ unless otherwise specified.

2. Guaranteed by design, not tested in production

3. Based on characterization, not tested in production.

Figure 27. ACC_{HSI} versus temperature



1. Based on characterisation results, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 35. LSI oscillator characteristics ⁽¹⁾


Symbol	Parameter	Min	Typ	Max	Unit
$f_{LSI}^{(2)}$	Frequency	17	32	47	kHz
$t_{su(LSI)}^{(3)}$	LSI oscillator startup time	-	15	40	μs
$I_{DD(LSI)}^{(3)}$	LSI oscillator power consumption	-	0.4	0.6	μA

1. $V_{DD} = 3 V$, $T_A = -40$ to $105\text{ }^{\circ}C$ unless otherwise specified.

2. Based on characterization, not tested in production.

3. Guaranteed by design, not tested in production.

Figure 28. ACC_{LSI} versus temperature



6.3.10 PLL characteristics

The parameters given in [Table 36](#) and [Table 37](#) are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in [Table 15](#).

Table 36. Main PLL characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{PLL_IN}	PLL input clock ⁽¹⁾		0.95 ⁽²⁾	1	2.10	MHz
f _{PLL_OUT}	PLL multiplier output clock		24	-	168	MHz
f _{PLL48_OUT}	48 MHz PLL multiplier output clock		-	48	75	MHz
f _{VCO_OUT}	PLL VCO output		192	-	432	MHz
t _{LOCK}	PLL lock time	VCO freq = 192 MHz	75	-	200	μs
		VCO freq = 432 MHz	100	-	300	

Table 36. Main PLL characteristics (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Jitter ⁽³⁾	Cycle-to-cycle jitter	System clock 120 MHz	RMS	-	25	-	ps
			peak to peak	-	±150	-	
	Period Jitter		RMS	-	15	-	
			peak to peak	-	±200	-	
	Main clock output (MCO) for RMII Ethernet	Cycle to cycle at 50 MHz on 1000 samples	-	32	-		
	Main clock output (MCO) for MII Ethernet	Cycle to cycle at 25 MHz on 1000 samples	-	40	-		
	Bit Time CAN jitter	Cycle to cycle at 1 MHz on 1000 samples	-	330	-		
I _{DD(PLL)} ⁽⁴⁾	PLL power consumption on VDD	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I _{DDA(PLL)} ⁽⁴⁾	PLL power consumption on VDDA	VCO freq = 192 MHz VCO freq = 432 MHz		0.30 0.55	-	0.40 0.85	mA

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.
2. Guaranteed by design, not tested in production.
3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.
4. Based on characterization, not tested in production.

Table 37. PLLI2S (audio PLL) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{PLLI2S_IN}	PLLI2S input clock ⁽¹⁾		0.95 ⁽²⁾	1	2.10	MHz
f _{PLLI2S_OUT}	PLLI2S multiplier output clock		-	-	216	MHz
f _{VCO_OUT}	PLLI2S VCO output		192	-	432	MHz
t _{LOCK}	PLLI2S lock time	VCO freq = 192 MHz	75	-	200	μs
		VCO freq = 432 MHz	100	-	300	
Jitter ⁽³⁾	Master I2S clock jitter	Cycle to cycle at 12.288 MHz on 48KHz period, N=432, R=5	RMS	-	90	-
			peak to peak	-	±280	ps
		Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples	-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 48 KHz on 1000 samples	-	400	-	ps

Table 37. PLLI2S (audio PLL) characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD(PLLI2S)}^{(4)}$	PLLI2S power consumption on V_{DD}	VCO freq = 192 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	mA
$I_{DDA(PLLI2S)}^{(4)}$	PLLI2S power consumption on V_{DDA}	VCO freq = 192 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	mA

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design, not tested in production.
3. Value given with main PLL running.
4. Based on characterization, not tested in production.

6.3.11 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see [Table 44: EMI characteristics](#)). It is available only on the main PLL.

Table 38. SSCG parameters constraint

Symbol	Parameter	Min	Typ	Max ⁽¹⁾	Unit
f_{Mod}	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP		-	-	$2^{15}-1$	-

1. Guaranteed by design, not tested in production.

Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$\text{MODEPER} = \text{round}[f_{\text{PLL_IN}} / (4 \times f_{\text{Mod}})]$$

$f_{\text{PLL_IN}}$ and f_{Mod} must be expressed in Hz.

As an example:

If $f_{\text{PLL_IN}} = 1 \text{ MHz}$, and $f_{\text{MOD}} = 1 \text{ kHz}$, the modulation depth (MODEPER) is given by equation 1:

$$\text{MODEPER} = \text{round}[10^6 / (4 \times 10^3)] = 250$$

Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

$$\text{INCSTEP} = \text{round}[(2^{15} - 1) \times \text{md} \times \text{PLL_N} / (100 \times 5 \times \text{MODEPER})]$$

$f_{\text{VCO_OUT}}$ must be expressed in MHz.

With a modulation depth (md) = $\pm 2\%$ (4 % peak to peak), and PLLN = 240 (in MHz):

$$\text{INCSTEP} = \text{round}[(2^{15} - 1) \times 2 \times 240 / (100 \times 5 \times 250)] = 126 \text{md(quantitized)\%}$$

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$\text{md}_{\text{quantized}}\% = (\text{MODEPER} \times \text{INCSTEP} \times 100 \times 5) / ((2^{15} - 1) \times \text{PLL_N})$$

As a result:

$$\text{md}_{\text{quantized}}\% = (250 \times 126 \times 100 \times 5) / ((2^{15} - 1) \times 240) = 2.002\%(\text{peak})$$

Figure 29 and Figure 30 show the main PLL output clock waveforms in center spread and down spread modes, where:

F_0 is $f_{\text{PLL_OUT}}$ nominal.

T_{mode} is the modulation period.

md is the modulation depth.

Figure 29. PLL output clock waveforms in center spread mode





Figure 30. PLL output clock waveforms in down spread mode



6.3.12 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 39. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{DD}	Supply current	Write / Erase 8-bit mode, $V_{DD} = 1.8\text{ V}$	-	5	-	mA
		Write / Erase 16-bit mode, $V_{DD} = 2.1\text{ V}$	-	8	-	
		Write / Erase 32-bit mode, $V_{DD} = 3.3\text{ V}$	-	12	-	

Table 40. Flash memory programming

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ	Max ⁽¹⁾	Unit
t_{prog}	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 ⁽²⁾	μs
$t_{ERASE16KB}$	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	400	800	ms
		Program/erase parallelism (PSIZE) = x 16	-	300	600	
		Program/erase parallelism (PSIZE) = x 32	-	250	500	
$t_{ERASE64KB}$	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1200	2400	ms
		Program/erase parallelism (PSIZE) = x 16	-	700	1400	
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
$t_{ERASE128KB}$	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2	4	s
		Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
t_{ME}	Mass erase time	Program/erase parallelism (PSIZE) = x 8	-	16	32	s
		Program/erase parallelism (PSIZE) = x 16	-	11	22	
		Program/erase parallelism (PSIZE) = x 32	-	8	16	

Table 40. Flash memory programming (continued)

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ	Max ⁽¹⁾	Unit
V _{prog}	Programming voltage	32-bit program operation	2.7	-	3.6	V
		16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.8	-	3.6	V

1. Based on characterization, not tested in production.
2. The maximum programming time is measured after 100K erase operations.

Table 41. Flash memory programming with V_{PP}

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ	Max ⁽¹⁾	Unit
t _{prog}	Double word programming	T _A = 0 to +40 °C V _{DD} = 3.3 V V _{PP} = 8.5 V	-	16	100 ⁽²⁾	μs
t _{ERASE16KB}	Sector (16 KB) erase time		-	230	-	ms
t _{ERASE64KB}	Sector (64 KB) erase time		-	490	-	
t _{ERASE128KB}	Sector (128 KB) erase time		-	875	-	
t _{ME}	Mass erase time		-	6.9	-	s
V _{prog}	Programming voltage		2.7	-	3.6	V
V _{PP}	V _{PP} voltage range		7	-	9	V
I _{PP}	Minimum current sunk on the V _{PP} pin		10	-	-	mA
t _{VPP} ⁽³⁾	Cumulative time during which V _{PP} is applied		-	-	1	hour

1. Guaranteed by design, not tested in production.
2. The maximum programming time is measured after 100K erase operations.
3. V_{PP} should only be connected during programming/erasing.

Table 42. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Value	Unit
			Min ⁽¹⁾	
N _{END}	Endurance	T _A = -40 to +85 °C (6 suffix versions) T _A = -40 to +105 °C (7 suffix versions)	10	kcycles
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 85 °C	30	Years
		1 kcycle ⁽²⁾ at T _A = 105 °C	10	
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

1. Based on characterization, not tested in production.
2. Cycling performed over the whole temperature range.

6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [Table 43](#). They are based on the EMS levels and classes defined in application note AN1709.

Table 43. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V_{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$, LQFP176, $T_A = +25\text{ }^{\circ}\text{C}$, $f_{HCLK} = 168\text{ MHz}$, conforms to IEC 61000-4-2	2B
V_{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$, LQFP176, $T_A = +25\text{ }^{\circ}\text{C}$, $f_{HCLK} = 168\text{ MHz}$, conforms to IEC 61000-4-2	4A

When the application is exposed to a noisy environment, it is recommended to avoid pin exposition to disturbances. The pins showing a middle range robustness are: PA0, PA1, PA2, PH2, PH3, PH4, PH5, PA3, PA4, PA5, PA6, PA7, PC4, and PC5.

As a consequence, it is recommended to add a serial resistor (1 k Ω) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC⁷ code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 44. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{CPU}]	Unit
				25/168 MHz	
S _{EMI}	Peak level	V _{DD} = 3.3 V, T _A = 25 °C, LQFP176 package, conforming to SAE J1752/3 EEMBC, code running from ART accelerator, clock dithering disabled.	0.1 to 30 MHz	17	dBμV
			30 to 130 MHz	24	
			130 MHz to 1GHz	19	
			SAE EMI Level	4	-
		V _{DD} = 3.3 V, T _A = 25 °C, LQFP176 package, conforming to SAE J1752/3 EEMBC, code running from ART accelerator, clock dithering enabled	0.1 to 30 MHz	16	dBμV
			30 to 130 MHz	17	
			130 MHz to 1GHz	16	
			SAE EMI level	3.5	-

6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 45. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
$V_{\text{ESD(HBM)}}$	Electrostatic discharge voltage (human body model)	$T_A = +25\text{ }^{\circ}\text{C}$ conforming to JESD22-A114	2	2000	V
$V_{\text{ESD(CDM)}}$	Electrostatic discharge voltage (charge device model)	$T_A = +25\text{ }^{\circ}\text{C}$ conforming to JESD22-C101	II	500	

1. Based on characterization results, not tested in production.

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 46. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105\text{ }^{\circ}\text{C}$ conforming to JESD78A	II level A

6.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5\text{ }\mu\text{A}/+0\text{ }\mu\text{A}$ range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in [Table 47](#).

Table 47. I/O current injection susceptibility⁽¹⁾

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
I _{INJ}	Injected current on B pin	–0	NA	mA
	Injected current on NRST pin	–0	NA	
	Injected current on PH1, PC0, PC1, PC2, PC3, PA0, PA1, PA2, PH2, PH3, PH4, PH5, PA3, PA6, PA7, PC4, PC5, PB0	–0	NA	
	Injected current on TTa pins: PA4 and PA5	–0	+5	
	Injected current on any other FT pin	–5	NA	
	Injected current on any other pin	–5	+5	

1. NA = not applicable.

Note: *It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*

6.3.16 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in [Table 48](#) are derived from tests performed under the conditions summarized in [Table 15](#). All I/Os are CMOS and TTL compliant.

Table 48. I/O static characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL}	Input low level voltage	TTL compliant	-	-	0.8	V
V _{IH}	Input high level voltage	2.7 V ≤ V _{DD} ≤ 3.6 V	2.0	-	-	
V _{IL} ⁽¹⁾	Input low level voltage	CMOS compliant	-	-	0.3V _{DD}	
V _{IH} ⁽¹⁾	Input high level voltage	1.8 V ≤ V _{DD} ≤ 3.6 V	0.7V _{DD}	-	-	
V _{hys}	I/O Schmitt trigger voltage hysteresis ⁽²⁾		-	200	-	mV
	IO FT Schmitt trigger voltage hysteresis ⁽²⁾		5% V _{DD} ⁽³⁾	-	-	
I _{Ikg}	I/O input leakage current ⁽⁴⁾	V _{SS} ≤ V _{IN} ≤ V _{DD}	-	-	±1	μA
	I/O FT input leakage current ⁽⁵⁾	V _{IN} = 5 V	-	-	3	

Table 48. I/O static characteristics (continued)

Symbol	Parameter		Conditions	Min	Typ	Max	Unit
R_{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	All pins except for PA10 and PB12	$V_{IN} = V_{SS}$	30	40	50	k Ω
		PA10 and PB12		8	11	15	
R_{PD}	Weak pull-down equivalent resistor ⁽⁷⁾	All pins except for PA10 and PB12	$V_{IN} = V_{DD}$	30	40	50	
		PA10 and PB12		8	11	15	
C_{IO} ⁽⁸⁾	I/O pin capacitance				5		pF

1. Tested in production.
2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.
3. With a minimum of 100 mV.
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to [Table 47: I/O current injection susceptibility](#)
5. To sustain a voltage higher than $V_{DD} + 0.3$ V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 47: I/O current injection susceptibility](#)
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
8. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters.

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}) except PC13, PC14, PC15 and PI8 which can sink or source up to ± 3 mA. When using the PC13 to PC15 and PI8 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [Section 6.2](#). In particular:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see [Table 13](#)).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see [Table 13](#)).

Output voltage levels

Unless otherwise specified, the parameters given in [Table 49](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 15](#). All I/Os are CMOS and TTL compliant.

Table 49. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(2)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port ⁽³⁾ $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-0.4$	-	
$V_{OL}^{(2)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port ⁽³⁾ $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		2.4	-	
$V_{OL}^{(2)(5)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +20 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	1.3	V
$V_{OH}^{(4)(5)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-1.3$	-	
$V_{OL}^{(2)(5)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +6 \text{ mA}$ $2 \text{ V} < V_{DD} < 2.7 \text{ V}$	-	0.4	V
$V_{OH}^{(4)(5)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-0.4$	-	

1. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
2. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in [Table 13](#) and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .
3. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
4. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in [Table 13](#) and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .
5. Based on characterization data, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 31](#) and [Table 50](#), respectively.

Unless otherwise specified, the parameters given in [Table 50](#) are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in [Table 15](#).

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾⁽³⁾


OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
00	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽⁴⁾	$C_L = 50 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	2	MHz
			$C_L = 50 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	2	
			$C_L = 10 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	TBD	
			$C_L = 10 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	TBD	
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$	-	-	TBD	ns
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time		-	-	TBD	
01	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽⁴⁾	$C_L = 50 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	25	MHz
			$C_L = 50 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	12.5	
			$C_L = 10 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	50 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	TBD	
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} < 2.7 \text{ V}$	-	-	TBD	ns
			$C_L = 10 \text{ pF}, V_{DD} > 2.7 \text{ V}$	-	-	TBD	
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} < 2.7 \text{ V}$	-	-	TBD	
			$C_L = 10 \text{ pF}, V_{DD} > 2.7 \text{ V}$	-	-	TBD	
10	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽⁴⁾	$C_L = 40 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	50 ⁽⁵⁾	MHz
			$C_L = 40 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	25	
			$C_L = 10 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	100 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	TBD	
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	$C_L = 40 \text{ pF}, 2.4 < V_{DD} < 2.7 \text{ V}$	-	-	TBD	ns
			$C_L = 10 \text{ pF}, V_{DD} > 2.7 \text{ V}$	-	-	TBD	
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time	$C_L = 40 \text{ pF}, 2.4 < V_{DD} < 2.7 \text{ V}$	-	-	TBD	
			$C_L = 10 \text{ pF}, V_{DD} > 2.7 \text{ V}$	-	-	TBD	

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾⁽³⁾ (continued)

OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
11	$F_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽⁴⁾	$C_L = 30 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	100 ⁽⁵⁾	MHz
			$C_L = 30 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	50 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	200 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	TBD	
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	$C_L = 20 \text{ pF}, 2.4 < V_{DD} < 2.7 \text{ V}$	-	-	TBD	ns
			$C_L = 10 \text{ pF}, V_{DD} > 2.7 \text{ V}$	-	-	TBD	
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time	$C_L = 20 \text{ pF}, 2.4 < V_{DD} < 2.7 \text{ V}$	-	-	TBD	
			$C_L = 10 \text{ pF}, V_{DD} > 2.7 \text{ V}$	-	-	TBD	
-	t_{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10	-	-	ns

1. Based on characterization data, not tested in production.
2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx_SPEEDR GPIO port output speed register.
3. TBD stands for "to be defined".
4. The maximum frequency is defined in [Figure 31](#).
5. For maximum frequencies above 50 MHz, the compensation cell should be used.

Figure 31. I/O AC characteristics definition



6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see [Table 48](#)).

Unless otherwise specified, the parameters given in [Table 51](#) are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in [Table 15](#).


Table 51. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST Input low level voltage	TTL ports $2.7V \leq V_{DD} \leq 3.6V$	-	-	0.8	V
$V_{IH(NRST)}^{(1)}$	NRST Input high level voltage		2	-	-	
$V_{IL(NRST)}^{(1)}$	NRST Input low level voltage	CMOS ports $1.8V \leq V_{DD} \leq 3.6V$	-	-	$0.3V_{DD}$	
$V_{IH(NRST)}^{(1)}$	NRST Input high level voltage		$0.7V_{DD}$	-	-	
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis		-	200	-	mV
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	30	40	50	k Ω
$V_{F(NRST)}^{(1)}$	NRST Input filtered pulse		-	-	100	ns
$V_{NF(NRST)}^{(1)}$	NRST Input not filtered pulse	$V_{DD} > 2.7V$	300	-	-	ns
T_{NRST_OUT}	Generated reset pulse duration	Internal Reset source	20	-	-	μs

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Figure 32. Recommended NRST pin protection



1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in [Table 51](#). Otherwise the reset is not taken into account by the device.

6.3.18 TIM timer characteristics

The parameters given in [Table 52](#) are guaranteed by design.

Refer to [Section 6.3.16: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 52. TIMx characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, $f_{TIMxCLK} = 168\text{ MHz}$	1	-	$t_{TIMxCLK}$
			5.95	-	ns
		AHB/APBx prescaler>4, $f_{TIMxCLK} = 84\text{ MHz}$	1	-	$t_{TIMxCLK}$
			11.9	-	ns
f_{EXT}	Timer external clock frequency on CH1 to CH4	$f_{TIMxCLK} = 168\text{ MHz}$	0	$f_{TIMxCLK}/2$	MHz
			0	84	MHz
Res_{TIM}	Timer resolution		-	16/32	bit
$t_{COUNTER}$	16-bit counter clock period when internal clock is selected	$f_{TIMxCLK} = 168\text{ MHz}$	0.0059	1560	μs
		$f_{TIMxCLK} = 84\text{ MHz}$	0.0119	780	
t_{MAX_COUNT}	Maximum possible count with 32-bit counter		-	65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 168\text{ MHz}$	-	25.5	s
		$f_{TIMxCLK} = 84\text{ MHz}$	-	51.1	

1. TIMx is used as a general term to refer to the TIM1 to TIM12 timers.
2. Guaranteed by design, not tested in production.
3. The maximum timer frequency on APB1 or APB2 is up to 168 MHz, by setting the TIMPRE bit in the RCC_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then $TIMxCLK = HCLK$, otherwise $TIMxCLK = 4 \times PCLKx$.

6.3.19 Communications interfaces

I²C interface characteristics

The I²C interface meets the requirements of the standard I²C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.


The I²C characteristics are described in [Table 53](#). Refer also to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output alternate function characteristics (SDA and SCL).

Table 53. I²C characteristics

Symbol	Parameter	Standard mode I ² C ⁽¹⁾		Fast mode I ² C ⁽¹⁾⁽²⁾		Unit
		Min	Max	Min	Max	
t _w (SCLL)	SCL clock low time	4.7	-	1.3	-	μs
t _w (SCLH)	SCL clock high time	4.0	-	0.6	-	
t _{su} (SDA)	SDA setup time	250	-	100	-	ns
t _h (SDA)	SDA data hold time	0 ⁽³⁾	-	0	900 ⁽⁴⁾	
t _r (SDA) t _r (SCL)	SDA and SCL rise time	-	1000	20 + 0.1C _b	300	
t _f (SDA) t _f (SCL)	SDA and SCL fall time	-	300	-	300	
t _h (STA)	Start condition hold time	4.0	-	0.6	-	μs
t _{su} (STA)	Repeated Start condition setup time	4.7	-	0.6	-	
t _{su} (STO)	Stop condition setup time	4.0	-	0.6	-	μs
t _w (STO:STA)	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
C _b	Capacitive load for each bus line	-	400	-	400	pF

1. Guaranteed by design, not tested in production.
2. f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I²C fast mode clock.
3. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
4. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.

Figure 33. I²C bus AC waveforms and measurement circuit



1. R_S = series protection resistor.
2. R_P = external pull-up resistor.
3. V_{DD_I2C} is the I2C bus power supply.

Table 54. SCL frequency ($f_{CLK1} = 42 \text{ MHz}$, $V_{DD} = V_{DD_I2C} = 3.3 \text{ V}$)⁽¹⁾⁽²⁾

f_{SCL} (kHz)	I2C_CCR value
	$R_P = 4.7 \text{ k}\Omega$
400	0x8019
300	0x8021
200	0x8032
100	0x0096
50	0x012C
20	0x02EE

1. R_P = External pull-up resistance, f_{SCL} = I²C speed,
2. For speeds around 200 kHz, the tolerance on the achieved speed is of $\pm 5\%$. For other speed ranges, the tolerance on the achieved speed $\pm 2\%$. These variations depend on the accuracy of the external components used to design the application.

SPI interface characteristics

Unless otherwise specified, the parameters given in [Table 55](#) for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 15](#), with the following configuration:

- Output speed is set to $OSPEEDR[1:0] = 10$
- Capacitive load $C = 30$ pF
- Measurement points are done at CMOS levels: $0.5V_{DD}$

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 55. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{SCK}	SPI clock frequency	Master mode, SPI1/4/5/6, 2.7 V<V _{DD} <3.6 V	-	-	42	MHz
		Slave mode, SPI1/4/5/6, 2.7 V<V _{DD} <3.6 V			42	
1/t _c (SCK)		Master mode, SPI1/2/3/4/5/6, 1.7 V<V _{DD} <3.6 V	-	-	21	
		Slave mode, SPI1/2/3/4/5/6, 1.7 V<V _{DD} <3.6 V			21	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _w (SCKH)	SCK high and low time	Master mode, SPI presc = 2, 2.7 V<V _{DD} <3.6 V	T _{PCLK} -0.5	T _{PCLK}	T _{PCLK} +0.5	ns
t _w (SCKL)		Master mode, SPI presc = 2, 1.7 V<V _{DD} <3.6 V	T _{PCLK} -2	T _{PCLK}	T _{PCLK} +2	ns
t _{su} (NSS)	NSS setup time	Slave mode, SPI presc = 2	4T _{PCLK}	-	-	ns
t _h (NSS)	NSS hold time	Slave mode, SPI presc = 2	2T _{PCLK}			ns
t _{su} (MI)	Data input setup time	Master mode	6.5	-	-	ns
t _{su} (SI)		Slave mode	2.5	-	-	ns
t _h (MI)	Data input hold time	Master mode	2.5	-	-	ns
t _h (SI)		Slave mode	4	-	-	ns
t _a (SO) ⁽²⁾	Data output access time	Slave mode, SPI presc = 2	0	-	4T _{PCLK}	ns
t _{dis} (SO) ⁽³⁾	Data output disable time	Slave mode, SPI1/4/5/6, 2.7 V<V _{DD} <3.6 V	0	-	7.5	ns
		Slave mode, SPI1/2/3/4/5/6 and 1.7 V<V _{DD} <3.6 V	0	-	16.5	ns

Table 55. SPI dynamic characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{v(SO)}$ $t_{h(SO)}$	Data output valid/hold time	Slave mode (after enable edge), SPI1/4/5/6 and $2.7\text{ V} < V_{DD} < 3.6\text{ V}$	-	11	13	ns
		Slave mode (after enable edge), SPI2/3, $2.7\text{ V} < V_{DD} < 3.6\text{ V}$	-	12	16.5	ns
		Slave mode (after enable edge), SPI1/4/5/6, $1.7\text{ V} < V_{DD} < 3.6\text{ V}$	-	15.5	19	ns
		Slave mode (after enable edge), SPI2/3, $1.7\text{ V} < V_{DD} < 3.6\text{ V}$	-	18	20.5	ns
$t_{v(MO)}$	Data output valid time	Master mode (after enable edge), SPI1/4/5/6, $2.7\text{ V} < V_{DD} < 3.6\text{ V}$	-	-	2.5	ns
		Master mode (after enable edge), SPI1/2/3/4/5/6, $1.7\text{ V} < V_{DD} < 3.6\text{ V}$	-	-	4.5	ns
$t_{h(MO)}$	Data output hold time	Master mode (after enable edge)	0	-	-	ns

1. Data based on characterization results, not tested in production.
2. The minimum value of this timing corresponds to the minimum time to drive the output, and the maximum value to maximum time to validate the data.
3. The minimum value of this timing corresponds to the minimum time to invalidate the output and the maximum value to the maximum time to put the data in Hi-Z.

Figure 34. SPI timing diagram - slave mode and CPHA = 0




Figure 35. SPI timing diagram - slave mode and CPHA = 1⁽¹⁾





Figure 36. SPI timing diagram - master mode⁽¹⁾



I²S interface characteristics

Unless otherwise specified, the parameters given in [Table 56](#) for the I²S interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 15](#), with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 56. I²S dynamic characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Max	Unit
f_{MCK}	I2S Main clock output	-	256x8K	256xFs ⁽²⁾	MHz
f_{CK}	I2S clock frequency	Master data: 32 bits	-	64xFs	MHz
		Slave data: 32 bits	-	64xFs	
D_{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
$t_{v(WS)}$	WS valid time	Master mode	0	6	ns
$t_{h(WS)}$	WS hold time	Master mode	0	-	
$t_{su(WS)}$	WS setup time	Slave mode	1	-	
$t_{h(WS)}$	WS hold time	Slave mode	0	-	
$t_{su(SD_MR)}$	Data input setup time	Master receiver	7.5	-	
$t_{su(SD_SR)}$		Slave receiver	2	-	
$t_{h(SD_MR)}$	Data input hold time	Master receiver	0	-	
$t_{h(SD_SR)}$		Slave receiver	0	-	
$t_{v(SD_ST)}$	Data output valid time	Slave transmitter (after enable edge)	-	27	
$t_{h(SD_ST)}$		Master transmitter (after enable edge)	-	20	
$t_{v(SD_MT)}$		Master transmitter (after enable edge)	-	-	
$t_{h(SD_MT)}$	Data output hold time	Master transmitter (after enable edge)	2.5	-	

1. Data based on characterization results, not tested in production.


2. The maximum value of 256xFs is 42 MHz (APB1 maximum frequency).

Note: Refer to the I2S section of RM0090 reference manual for more details on the sampling frequency (F_S).

f_{MCK} , f_{CK} , and D_{CK} values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D_{CK} depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of $(I2SDIV/(2*I2SDIV+ODD))$ and a maximum value of $(I2SDIV+ODD)/(2*I2SDIV+ODD)$. F_S maximum value is supported for each mode/condition.

Figure 37. I²S slave timing diagram (Philips protocol)⁽¹⁾

1. .LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 38. I²S master timing diagram (Philips protocol)⁽¹⁾

1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

USB OTG full speed (FS) characteristics

This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 57. USB OTG FS startup time

Symbol	Parameter	Max	Unit
$t_{\text{STARTUP}}^{(1)}$	USB OTG FS transceiver startup time	1	μs

1. Guaranteed by design, not tested in production.


Table 58. USB OTG FS DC electrical characteristics

Symbol		Parameter	Conditions	Min. ⁽¹⁾	Typ.	Max. ⁽¹⁾	Unit
Input levels	V _{DD}	USB OTG FS operating voltage		3.0 ⁽²⁾	-	3.6	V
	V _{DI} ⁽³⁾	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	V
	V _{CM} ⁽³⁾	Differential common mode range	Includes V _{DI} range	0.8	-	2.5	
	V _{SE} ⁽³⁾	Single ended receiver threshold		1.3	-	2.0	
Output levels	V _{OL}	Static output level low	R _L of 1.5 kΩ to 3.6 V ⁽⁴⁾	-	-	0.3	V
	V _{OH}	Static output level high	R _L of 15 kΩ to V _{SS} ⁽⁴⁾	2.8	-	3.6	
R _{PD}		PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	V _{IN} = V _{DD}	17	21	24	kΩ
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)		0.65	1.1	2.0	
R _{PU}		PA12, PB15 (USB_FS_DP, USB_HS_DP)	V _{IN} = V _{SS}	1.5	1.8	2.1	
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V _{IN} = V _{SS}	0.25	0.37	0.55	

1. All the voltages are measured from the local ground potential.
2. The USB OTG FS functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.
3. Guaranteed by design, not tested in production.
4. R_{L} is the load connected on the USB OTG FS drivers.

Note: When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical 200 μA current consumption of the embedded sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.

Figure 39. USB OTG FS timings: definition of data signal rise and fall time

Table 59. USB OTG FS electrical characteristics⁽¹⁾

Driver characteristics					
Symbol	Parameter	Conditions	Min	Max	Unit
t_r	Rise time ⁽²⁾	$C_L = 50 \text{ pF}$	4	20	ns
t_f	Fall time ⁽²⁾	$C_L = 50 \text{ pF}$	4	20	ns
t_{rfm}	Rise/ fall time matching	t_r/t_f	90	110	%
V_{CRS}	Output signal crossover voltage		1.3	2.0	V

1. Guaranteed by design, not tested in production.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

USB HS characteristics

Unless otherwise specified, the parameters given in [Table 62](#) for ULPI are derived from tests performed under the ambient temperature, f_{HCLK} frequency summarized in [Table 61](#) and V_{DD} supply voltage conditions summarized in [Table 60](#), with the following configuration:

- Output speed is set to $OSPEEDR[1:0] = 10$
- Capacitive load $C = 30 \text{ pF}$
- Measurement points are done at CMOS levels: $0.5V_{DD}$.

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output characteristics.

Table 60. USB HS DC electrical characteristics

Symbol	Parameter	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input level	V_{DD} USB OTG HS operating voltage	2.7	3.6	V

1. All the voltages are measured from the local ground potential.


Table 61. USB HS clock timing parameters⁽¹⁾

Parameter	Symbol	Min	Nominal	Max	Unit
f_{HCLK} value to guarantee proper operation of USB HS interface		30			MHz
Frequency (first transition)	8-bit $\pm 10\%$ F_{START_8BIT}	54	60	66	MHz
Frequency (steady state) $\pm 500 \text{ ppm}$	F_{STEADY}	59.97	60	60.03	MHz
Duty cycle (first transition)	8-bit $\pm 10\%$ D_{START_8BIT}	40	50	60	%

Table 61. USB HS clock timing parameters⁽¹⁾ (continued)

Parameter		Symbol	Min	Nominal	Max	Unit
Duty cycle (steady state) ± 500 ppm		D _{STEADY}	49.975	50	50.025	%
Time to reach the steady state frequency and duty cycle after the first transition		T _{STEADY}	-	-	1.4	ms
Clock startup time after the de-assertion of SuspendM	Peripheral	T _{START_DEV}	-	-	5.6	ms
	Host	T _{START_HOST}	-	-	-	
PHY preparation time after the first transition of the input clock		T _{PREP}	-	-	-	μ s

1. Guaranteed by design, not tested in production.

Figure 40. ULPI timing diagram**Table 62. Dynamic characteristics: USB ULPI⁽¹⁾**

Symbol	Parameter	Min.	Typ.	Max.	Unit
T _{SC}	Control in (ULPI_DIR, ULPI_NXT) setup time	-	-	1.5	ns
T _{HC}	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	-	-	
T _{SD}	Data in setup time	-	-	1.5	
T _{HD}	Data in hold time	0	-	-	
T _{DC}	Control output delay	-	10	11	
T _{DD}	Data output delay	-	12	15	

1. Data based on characterization results, not tested in production.

Ethernet characteristics

Unless otherwise specified, the parameters given in [Table 64](#), [Table 65](#) and [Table 66](#) for SMI, RMII and MII are derived from tests performed under the ambient temperature, f_{HCLK} frequency summarized in [Table 15](#) and V_{DD} supply voltage conditions summarized in [Table 63](#), with the following configuration:

- Output speed is set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C = 30$ pF
- Measurement points are done at CMOS levels: $0.5V_{DD}$.

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output characteristics.

Table 63. Ethernet DC electrical characteristics

Symbol		Parameter	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input level	V_{DD}	Ethernet operating voltage	2.7	3.6	V

1. All the voltages are measured from the local ground potential.

[Table 64](#) gives the list of Ethernet MAC signals for the SMI (station management interface) and [Figure 41](#) shows the corresponding timing diagram.

Figure 41. Ethernet SMI timing diagram




Table 64. Dynamics characteristics: Ethernet MAC signals for SMI⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
t_{MDC}	MDC cycle time(2.38 MHz)	411	420	425	ns
$T_d(MDIO)$	Write data valid time	6	10	13	
$t_{su}(MDIO)$	Read data setup time	12	-	-	
$t_h(MDIO)$	Read data hold time	0	-	-	

1. Data based on characterization results, not tested in production.

Table 65 gives the list of Ethernet MAC signals for the RMI and Figure 42 shows the corresponding timing diagram.

Figure 42. Ethernet RMI timing diagram




Table 65. Dynamics characteristics: Ethernet MAC signals for RMI⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
$t_{su}(RXD)$	Receive data setup time	1.5	-	-	ns
$t_{ih}(RXD)$	Receive data hold time	0	-	-	
$t_{su}(CRS)$	Carrier sense setup time	1	-	-	
$t_{ih}(CRS)$	Carrier sense hold time	1	-	-	
$t_d(TXEN)$	Transmit enable valid delay time	0	10.5	12	
$t_d(TXD)$	Transmit data valid delay time	0	11	12.5	

1. Data based on characterization results, not tested in production.

Table 66 gives the list of Ethernet MAC signals for MII and Figure 43 shows the corresponding timing diagram.

Figure 43. Ethernet MII timing diagram




Table 66. Dynamics characteristics: Ethernet MAC signals for MII⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
$t_{su}(RXD)$	Receive data setup time	9		-	ns
$t_{ih}(RXD)$	Receive data hold time	10		-	
$t_{su}(DV)$	Data valid setup time	9		-	
$t_{ih}(DV)$	Data valid hold time	8		-	
$t_{su}(ER)$	Error setup time	6		-	
$t_{ih}(ER)$	Error hold time	8		-	
$t_d(TXEN)$	Transmit enable valid delay time	0	10	14	
$t_d(TXD)$	Transmit data valid delay time	0	10	15	

1. Data based on characterization results, not tested in production.

CAN (controller area network) interface

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CANx_TX and CANx_RX).

6.3.20 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [Table 67](#) are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in [Table 15](#).

Table 67. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Power supply	$V_{DDA} - V_{REF+} < 1.2\text{ V}$	1.8 ⁽¹⁾	-	3.6	V
V_{REF+}	Positive reference voltage		1.8 ⁽¹⁾	-	V_{DDA}	V
f_{ADC}	ADC clock frequency	$V_{DDA} = 1.8^{(1)}\text{ to }2.4\text{ V}$	0.6	15	18	MHz
		$V_{DDA} = 2.4\text{ to }3.6\text{ V}$	0.6	30	36	MHz
$f_{TRIG}^{(2)}$	External trigger frequency	$f_{ADC} = 30\text{ MHz}$, 12-bit resolution	-	-	1764	kHz
			-	-	17	$1/f_{ADC}$
V_{AIN}	Conversion voltage range ⁽³⁾		0 (V_{SSA} or V_{REF-} tied to ground)	-	V_{REF+}	V
$R_{AIN}^{(2)}$	External input impedance	See Equation 1 for details	-	-	50	k Ω
$R_{ADC}^{(2)(4)}$	Sampling switch resistance		-	-	6	k Ω
$C_{ADC}^{(2)}$	Internal sample and hold capacitor		-	4	7	pF
$t_{lat}^{(2)}$	Injection trigger conversion latency	$f_{ADC} = 30\text{ MHz}$	-	-	0.100	μs
			-	-	3 ⁽⁵⁾	$1/f_{ADC}$

Table 67. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{\text{latr}}^{(2)}$	Regular trigger conversion latency	$f_{\text{ADC}} = 30 \text{ MHz}$	-	-	0.067	μs
			-	-	$2^{(5)}$	$1/f_{\text{ADC}}$
$t_{\text{S}}^{(2)}$	Sampling time	$f_{\text{ADC}} = 30 \text{ MHz}$	0.100	-	16	μs
			3	-	480	$1/f_{\text{ADC}}$
$t_{\text{STAB}}^{(2)}$	Power-up time		-	2	3	μs
$t_{\text{CONV}}^{(2)}$	Total conversion time (including sampling time)	$f_{\text{ADC}} = 30 \text{ MHz}$ 12-bit resolution	0.50	-	16.40	μs
		$f_{\text{ADC}} = 30 \text{ MHz}$ 10-bit resolution	0.43	-	16.34	μs
		$f_{\text{ADC}} = 30 \text{ MHz}$ 8-bit resolution	0.37	-	16.27	μs
		$f_{\text{ADC}} = 30 \text{ MHz}$ 6-bit resolution	0.30	-	16.20	μs
		9 to 492 (t_{S} for sampling + n-bit resolution for successive approximation)				$1/f_{\text{ADC}}$
$f_{\text{S}}^{(2)}$	Sampling rate ($f_{\text{ADC}} = 30 \text{ MHz}$, and $t_{\text{S}} = 3 \text{ ADC cycles}$)	12-bit resolution Single ADC	-	-	2	Msp/s
		12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msp/s
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msp/s
$I_{\text{VREF+}}^{(2)}$	ADC V_{REF} DC current consumption in conversion mode		-	300	500	μA
$I_{\text{VDDA}}^{(2)}$	ADC V_{DDA} DC current consumption in conversion mode		-	1.6	1.8	mA

- V_{DDA} minimum value of 1.7 V is obtained when the device operates in reduced temperature range, with the use of an external power supply supervisor (refer to [Section 3.15.2: Internal reset OFF](#)).
- Based on characterization, not tested in production.
- $V_{\text{REF+}}$ is internally connected to V_{DDA} and $V_{\text{REF-}}$ is internally connected to V_{SSA} .
- R_{ADC} maximum value is given for $V_{\text{DD}}=1.8 \text{ V}$, and minimum value for $V_{\text{DD}}=3.3 \text{ V}$.
- For external triggers, a delay of $1/f_{\text{PCLK2}}$ must be added to the latency specified in [Table 67](#).

Equation 1: R_{AIN} max formula

$$R_{\text{AIN}} = \frac{(k - 0.5)}{f_{\text{ADC}} \times C_{\text{ADC}} \times \ln(2^{N+2})} - R_{\text{ADC}}$$

The formula above ([Equation 1](#)) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.

Table 68. ADC static accuracy at $f_{\text{ADC}} = 18 \text{ MHz}^{(1)}$

Symbol	Parameter	Test conditions	Typ	Max ⁽²⁾	Unit
ET	Total unadjusted error	$f_{\text{ADC}} = 18 \text{ MHz}$ $V_{\text{DDA}} = 1.8 \text{ to } 3.6 \text{ V}$ $V_{\text{REF}} = 1.8 \text{ to } 3.6 \text{ V}$ $V_{\text{DDA}} - V_{\text{REF}} < 1.2 \text{ V}$	± 3	± 4	LSB
EO	Offset error		± 2	± 3	
EG	Gain error		± 1	± 3	
ED	Differential linearity error		± 1	± 2	
EL	Integral linearity error		± 2	± 3	

1. Better performance could be achieved in restricted V_{DD} , frequency and temperature ranges.

2. Based on characterization, not tested in production.

Table 69. ADC static accuracy at $f_{\text{ADC}} = 30 \text{ MHz}^{(1)}$

Symbol	Parameter	Test conditions	Typ	Max ⁽²⁾	Unit
ET	Total unadjusted error	$f_{\text{ADC}} = 30 \text{ MHz}$, $R_{\text{AIN}} < 10 \text{ k}\Omega$, $V_{\text{DDA}} = 2.4 \text{ to } 3.6 \text{ V}$, $V_{\text{REF}} = 1.8 \text{ to } 3.6 \text{ V}$, $V_{\text{DDA}} - V_{\text{REF}} < 1.2 \text{ V}$	± 2	± 5	LSB
EO	Offset error		± 1.5	± 2.5	
EG	Gain error		± 1.5	± 3	
ED	Differential linearity error		± 1	± 2	
EL	Integral linearity error		± 1.5	± 3	

1. Better performance could be achieved in restricted V_{DD} , frequency and temperature ranges.

2. Based on characterization, not tested in production.

Table 70. ADC static accuracy at $f_{\text{ADC}} = 36 \text{ MHz}^{(1)}$

Symbol	Parameter	Test conditions	Typ	Max ⁽²⁾	Unit
ET	Total unadjusted error	$f_{\text{ADC}} = 36 \text{ MHz}$, $V_{\text{DDA}} = 2.4 \text{ to } 3.6 \text{ V}$, $V_{\text{REF}} = 1.8 \text{ to } 3.6 \text{ V}$, $V_{\text{DDA}} - V_{\text{REF}} < 1.2 \text{ V}$	± 4	± 7	LSB
EO	Offset error		± 2	± 3	
EG	Gain error		± 3	± 6	
ED	Differential linearity error		± 2	± 3	
EL	Integral linearity error		± 3	± 6	

1. Better performance could be achieved in restricted V_{DD} , frequency and temperature ranges.

2. Based on characterization, not tested in production.

Table 71. ADC dynamic accuracy at $f_{\text{ADC}} = 18 \text{ MHz}$ - limited test conditions⁽¹⁾

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
ENOB	Effective number of bits	$f_{\text{ADC}} = 18 \text{ MHz}$ $V_{\text{DDA}} = V_{\text{REF+}} = 1.8 \text{ V}$ Input Frequency = 20 KHz Temperature = 25 °C	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio		64	64.2	-	dB
SNR	Signal-to-noise ratio		64	65	-	
THD	Total harmonic distortion		-67	-72	-	

1. Data based on characterization results, not tested in production.

Table 72. ADC dynamic accuracy at $f_{\text{ADC}} = 36 \text{ MHz}$ - limited test conditions⁽¹⁾


Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
ENOB	Effective number of bits	$f_{\text{ADC}} = 36 \text{ MHz}$ $V_{\text{DDA}} = V_{\text{REF+}} = 3.3 \text{ V}$ Input Frequency = 20 KHz Temperature = 25 °C	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio		66	67	-	dB
SNR	Signal-to noise ratio		64	68	-	
THD	Total harmonic distortion		-70	-72	-	

1. Data based on characterization results, not tested in production.

Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.


Any positive injection current within the limits specified for $I_{\text{INJ(PIN)}}$ and $\Sigma I_{\text{INJ(PIN)}}$ in [Section 6.3.16](#) does not affect the ADC accuracy.

Figure 44. ADC accuracy characteristics



1. See also [Table 69](#).
2. Example of an actual transfer curve.
3. Ideal transfer curve.
4. End point correlation line.
5. E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.
 E_O = Offset Error: deviation between the first actual transition and the first ideal one.
 E_G = Gain Error: deviation between the last ideal transition and the last actual one.
 E_D = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
 E_L = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Figure 45. Typical connection diagram using the ADC




1. Refer to [Table 67](#) for the values of R_{AIN} , R_{ADC} and C_{ADC} .
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high $C_{parasitic}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines


Power supply decoupling should be performed as shown in [Figure 46](#) or [Figure 47](#), depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

Figure 46. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



1. V_{REF+} and V_{REF-} inputs are both available on UFBGA176. V_{REF+} is also available on LQFP100, LQFP144, and LQFP176. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .

Figure 47. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})



1. V_{REF+} and V_{REF-} inputs are both available on UFBGA176. V_{REF+} is also available on LQFP100, LQFP144, and LQFP176. When V_{REF+} and V_{REF-} are not available, they are internally connected to V_{DDA} and V_{SSA} .

6.3.21 Temperature sensor characteristics

Table 73. Temperature sensor characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with temperature	-	± 1	± 2	$^{\circ}\text{C}$
Avg_Slope ⁽¹⁾	Average slope	-	2.5		mV/ $^{\circ}\text{C}$
$V_{25}^{(1)}$	Voltage at 25 $^{\circ}\text{C}$	-	0.76		V
$t_{START}^{(2)}$	Startup time	-	6	10	μs
$T_{S_temp}^{(3)(2)}$	ADC sampling time when reading the temperature (1 $^{\circ}\text{C}$ accuracy)	10	-	-	μs

1. Based on characterization, not tested in production.
2. Guaranteed by design, not tested in production.
3. Shortest sampling time can be determined in the application by multiple iterations.

Table 74. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 $^{\circ}\text{C}$, $V_{DDA} = 3.3\text{ V}$	0x1FFF 7A2C - 0x1FFF 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 $^{\circ}\text{C}$, $V_{DDA} = 3.3\text{ V}$	0x1FFF 7A2E - 0x1FFF 7A2F

6.3.22 V_{BAT} monitoring characteristics

Table 75. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for V_{BAT}	-	50	-	K Ω
Q	Ratio on V_{BAT} measurement	-	4	-	
$Er^{(1)}$	Error on Q	-1	-	+1	%
$T_{S_vbat}^{(2)(2)}$	ADC sampling time when reading the V_{BAT} 1 mV accuracy	5	-	-	μs

1. Guaranteed by design, not tested in production.
2. Shortest sampling time can be determined in the application by multiple iterations.

6.3.23 Embedded reference voltage

The parameters given in [Table 76](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 15](#).

Table 76. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{REFINT}	Internal reference voltage	$-40\text{ }^{\circ}\text{C} < T_A < +105\text{ }^{\circ}\text{C}$	1.18	1.21	1.24	V
$T_{S_vrefint}^{(1)}$	ADC sampling time when reading the internal reference voltage		10	-	-	μs

Table 76. Embedded internal reference voltage (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{RERINT_s}}^{(2)}$	Internal reference voltage spread over the temperature range	$V_{\text{DD}} = 3\text{V} \pm 10\text{mV}$	-	3	5	mV
$T_{\text{Coeff}}^{(2)}$	Temperature coefficient		-	30	50	ppm/°C
$t_{\text{START}}^{(2)}$	Startup time		-	6	10	μs

1. Shortest sampling time can be determined in the application by multiple iterations.
2. Guaranteed by design, not tested in production

Table 77. Internal reference voltage calibration values

Symbol	Parameter	Memory address
$V_{\text{REFIN_CAL}}$	Raw data acquired at temperature of 30 °C $V_{\text{DDA}} = 3.3\text{V}$	0x1FFF 7A2A - 0x1FFF 7A2B

6.3.24 DAC electrical characteristics


Table 78. DAC characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Comments
V_{DDA}	Analog supply voltage	1.8 ⁽¹⁾	-	3.6	V	
$V_{\text{REF+}}$	Reference supply voltage	1.8 ⁽¹⁾	-	3.6	V	$V_{\text{REF+}} \leq V_{\text{DDA}}$
V_{SSA}	Ground	0	-	0	V	
$R_{\text{LOAD}}^{(2)}$	Resistive load with buffer ON	5	-	-	kΩ	
$R_{\text{O}}^{(2)}$	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 MΩ
$C_{\text{LOAD}}^{(2)}$	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
$\text{DAC_OUT}_{\text{min}}^{(2)}$	Lower DAC_OUT voltage with buffer ON	0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{\text{REF+}} = 3.6\text{V}$ and (0x1C7) to (0xE38) at $V_{\text{REF+}} = 1.8\text{V}$
$\text{DAC_OUT}_{\text{max}}^{(2)}$	Higher DAC_OUT voltage with buffer ON	-	-	$V_{\text{DDA}} - 0.2$	V	
$\text{DAC_OUT}_{\text{min}}^{(2)}$	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output excursion of the DAC.
$\text{DAC_OUT}_{\text{max}}^{(2)}$	Higher DAC_OUT voltage with buffer OFF	-	-	$V_{\text{REF+}} - 1\text{LSB}$	V	
$I_{\text{VREF+}}^{(4)}$	DAC DC V_{REF} current consumption in quiescent mode (Standby mode)	-	170	240	μA	With no load, worst code (0x800) at $V_{\text{REF+}} = 3.6\text{V}$ in terms of DC consumption on the inputs
		-	50	75		With no load, worst code (0xF1C) at $V_{\text{REF+}} = 3.6\text{V}$ in terms of DC consumption on the inputs

Table 78. DAC characteristics (continued)

Symbol	Parameter	Min	Typ	Max	Unit	Comments
$I_{DDA}^{(4)}$	DAC DC VDDA current consumption in quiescent mode ⁽³⁾	-	280	380	μA	With no load, middle code (0x800) on the inputs
		-	475	625	μA	With no load, worst code (0xF1C) at $V_{REF+} = 3.6 V$ in terms of DC consumption on the inputs
DNL ⁽⁴⁾	Differential non linearity Difference between two consecutive code-1LSB)	-	-	± 0.5	LSB	Given for the DAC in 10-bit configuration.
		-	-	± 2	LSB	Given for the DAC in 12-bit configuration.
INL ⁽⁴⁾	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	± 1	LSB	Given for the DAC in 10-bit configuration.
		-	-	± 4	LSB	Given for the DAC in 12-bit configuration.
Offset ⁽⁴⁾	Offset error (difference between measured value at Code (0x800) and the ideal value = $V_{REF+}/2$)	-	-	± 10	mV	Given for the DAC in 12-bit configuration
		-	-	± 3	LSB	Given for the DAC in 10-bit at $V_{REF+} = 3.6 V$
		-	-	± 12	LSB	Given for the DAC in 12-bit at $V_{REF+} = 3.6 V$
Gain error ⁽⁴⁾	Gain error	-	-	± 0.5	%	Given for the DAC in 12-bit configuration
$t_{SETTLING}^{(4)}$	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 4LSB$)	-	3	6	μs	$C_{LOAD} \leq 50 pF$, $R_{LOAD} \geq 5 k\Omega$
THD ⁽⁴⁾	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \leq 50 pF$, $R_{LOAD} \geq 5 k\Omega$
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \leq 50 pF$, $R_{LOAD} \geq 5 k\Omega$
$t_{WAKEUP}^{(4)}$	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \leq 50 pF$, $R_{LOAD} \geq 5 k\Omega$ input code between lowest and highest possible ones.
PSRR ⁺ ⁽²⁾	Power supply rejection ratio (to V_{DDA}) (static DC measurement)	-	-67	-40	dB	No R_{LOAD} , $C_{LOAD} = 50 pF$

- V_{DDA} minimum value of 1.7 V is obtained when the device operates in reduced temperature range, with the use of an external power supply supervisor (refer to [Section 3.15.2: Internal reset OFF](#)).
- Guaranteed by design, not tested in production.
- The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
- Guaranteed by characterization, not tested in production.

Figure 48. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.25 FSMC characteristics

Unless otherwise specified, the parameters given in [Table 79](#) to [Table 94](#) for the FSMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in [Table 15](#), with the following configuration:

- Output speed is set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C = 30 \text{ pF}$
- Measurement points are done at CMOS levels: $0.5V_{DD}$


Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output characteristics.

Asynchronous waveforms and timings

[Figure 49](#) through [Figure 52](#) represent asynchronous waveforms and [Table 79](#) through [Table 86](#) provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode , DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0

In all timing tables, the T_{HCLK} is the HCLK clock period.

Figure 49. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

MS31818V1

1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 79. Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	$2T_{HCLK} - 0.5$	$2T_{HCLK} + 0.5$	ns
$t_{v(NOE_NE)}$	FSMC_NEx low to FSMC_NOE low	0	1	ns
$t_{w(NOE)}$	FSMC_NOE low time	$2T_{HCLK}$	$2T_{HCLK} + 0.5$	ns
$t_{h(NE_NOE)}$	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
$t_{v(A_NE)}$	FSMC_NEx low to FSMC_A valid	-	2	ns
$t_{h(A_NOE)}$	Address hold time after FSMC_NOE high	0	-	ns
$t_{v(BL_NE)}$	FSMC_NEx low to FSMC_BL valid	-	2	ns
$t_{h(BL_NOE)}$	FSMC_BL hold time after FSMC_NOE high	0	-	ns
$t_{su(Data_NE)}$	Data to FSMC_NEx high setup time	$T_{HCLK} + 2.5$	-	ns

Table 79. Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings⁽¹⁾⁽²⁾ (continued)


Symbol	Parameter	Min	Max	Unit
$t_{su(Data_NOE)}$	Data to FSMC_NOEx high setup time	$T_{HCLK} + 2$	-	ns
$t_h(Data_NOE)$	Data hold time after FSMC_NOE high	0	-	ns
$t_h(Data_NE)$	Data hold time after FSMC_NEx high	0	-	ns
$t_v(NADV_NE)$	FSMC_NEx low to FSMC_NADV low	-	0	ns
$t_w(NADV)$	FSMC_NADV low time	-	$T_{HCLK} + 1$	ns

1. $C_L = 30$ pF.
2. Based on characterization, not tested in production.

Table 80. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_w(NE)$	FSMC_NE low time	$7T_{HCLK} + 0.5$	$7T_{HCLK} + 1$	ns
$t_w(NOE)$	FSMC_NWE low time	$5T_{HCLK} - 1.5$	$5T_{HCLK} + 2$	
$t_{su(NWAIT_NE)}$	FSMC_NWAIT valid before FSMC_NEx high	$5T_{HCLK} + 1.5$	-	
$t_h(NE_NWAIT)$	FSMC_NEx hold time after FSMC_NWAIT invalid	$4T_{HCLK} + 1$	-	

1. $C_L = 30$ pF.
2. Based on characterization, not tested in production.

Figure 50. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

MS31819V1

1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 81. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	$3T_{HCLK}$	$3T_{HCLK}+1$	ns
$t_{v(NWE_NE)}$	FSMC_NEx low to FSMC_NWE low	$T_{HCLK}-0.5$	$T_{HCLK}+0.5$	ns
$t_{w(NWE)}$	FSMC_NWE low time	T_{HCLK}	$T_{HCLK}+0.5$	ns
$t_{h(NE_NWE)}$	FSMC_NWE high to FSMC_NE high hold time	$T_{HCLK}+1.5$	-	ns
$t_{v(A_NE)}$	FSMC_NEx low to FSMC_A valid	-	0	ns
$t_{h(A_NWE)}$	Address hold time after FSMC_NWE high	$T_{HCLK}+0.5$	-	ns
$t_{v(BL_NE)}$	FSMC_NEx low to FSMC_NBL valid	-	1.5	ns
$t_{h(BL_NWE)}$	FSMC_NBL hold time after FSMC_NWE high	$T_{HCLK}+0.5$	-	ns
$t_{v(Data_NE)}$	Data to FSMC_NEx low to Data valid	-	$T_{HCLK}+2$	ns
$t_{h(Data_NWE)}$	Data hold time after FSMC_NWE high	$T_{HCLK}+0.5$	-	ns
$t_{v(NADV_NE)}$	FSMC_NEx low to FSMC_NADV low	-	0.5	ns
$t_{w(NADV)}$	FSMC_NADV low time	-	$T_{HCLK}+0.5$	ns

1. $C_L = 30$ pF.

2. Based on characterization, not tested in production.

Table 82. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	$8T_{HCLK}+1$	$8T_{HCLK}+2$	ns
$t_{w(NWE)}$	FSMC_NWE low time	$6T_{HCLK}-1$	$6T_{HCLK}+2$	ns
$t_{su(NWAIT_NE)}$	FSMC_NWAIT valid before FSMC_NEx high	$6T_{HCLK}+1.5$	-	ns
$t_{h(NE_NWAIT)}$	FSMC_NEx hold time after FSMC_NWAIT invalid	$4T_{HCLK}+1$		ns

1. $C_L = 30$ pF.

2. Based on characterization, not tested in production.


Figure 51. Asynchronous multiplexed PSRAM/NOR read waveforms

Table 83. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	$3T_{HCLK}-1$	$3T_{HCLK}+0.5$	ns
$t_{v(NOE_NE)}$	FSMC_NEx low to FSMC_NOE low	$2T_{HCLK}-0.5$	$2T_{HCLK}$	ns
$t_{tw(NOE)}$	FSMC_NOE low time	$T_{HCLK}-1$	$T_{HCLK}+1$	ns
$t_{h(NE_NOE)}$	FSMC_NOE high to FSMC_NE high hold time	1	-	ns
$t_{v(A_NE)}$	FSMC_NEx low to FSMC_A valid	-	2	ns
$t_{v(NADV_NE)}$	FSMC_NEx low to FSMC_NADV low	0	2	ns
$t_{w(NADV)}$	FSMC_NADV low time	$T_{HCLK}-0.5$	$T_{HCLK}+0.5$	ns
$t_{h(AD_NADV)}$	FSMC_AD(address) valid hold time after FSMC_NADV high	0	-	ns
$t_{h(A_NOE)}$	Address hold time after FSMC_NOE high	$T_{HCLK}-0.5$	-	ns
$t_{h(BL_NOE)}$	FSMC_BL time after FSMC_NOE high	0	-	ns
$t_{v(BL_NE)}$	FSMC_NEx low to FSMC_BL valid	-	2	ns
$t_{su(Data_NE)}$	Data to FSMC_NEx high setup time	$T_{HCLK}+1.5$	-	ns
$t_{su(Data_NOE)}$	Data to FSMC_NOE high setup time	$T_{HCLK}+1$	-	ns
$t_{h(Data_NE)}$	Data hold time after FSMC_NEx high	0	-	ns
$t_{h(Data_NOE)}$	Data hold time after FSMC_NOE high	0	-	ns


1. $C_L = 30$ pF.
2. Based on characterization, not tested in production.

Table 84. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	$8T_{HCLK}+0.5$	$8T_{HCLK}+2$	ns
$t_{w(NOE)}$	FSMC_NWE low time	$5T_{HCLK}-1$	$5T_{HCLK}+1.5$	ns
$t_{su(NWAIT_NE)}$	FSMC_NWAIT valid before FSMC_NEx high	$5T_{HCLK}+1.5$	-	ns
$t_{h(NE_NWAIT)}$	FSMC_NEx hold time after FSMC_NWAIT invalid	$4T_{HCLK}+1$	-	ns

1. $C_L = 30$ pF.
2. Based on characterization, not tested in production.

Figure 52. Asynchronous multiplexed PSRAM/NOR write waveforms



MS31821V1

Table 85. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	$4T_{HCLK}$	$4T_{HCLK}+0.5$	ns
$t_{v(NWE_NE)}$	FSMC_NEx low to FSMC_NWE low	$T_{HCLK}-1$	$T_{HCLK}+0.5$	ns
$t_{w(NWE)}$	FSMC_NWE low time	$2T_{HCLK}$	$2T_{HCLK}+0.5$	ns
$t_{h(NE_NWE)}$	FSMC_NWE high to FSMC_NE high hold time	T_{HCLK}	-	ns
$t_{v(A_NE)}$	FSMC_NEx low to FSMC_A valid	-	0	ns
$t_{v(NADV_NE)}$	FSMC_NEx low to FSMC_NADV low	0.5	1	ns
$t_{w(NADV)}$	FSMC_NADV low time	$T_{HCLK}-0.5$	$T_{HCLK}+0.5$	ns
$t_{h(AD_NADV)}$	FSMC_AD(adress) valid hold time after FSMC_NADV high	$T_{HCLK}-2$	-	ns
$t_{h(A_NWE)}$	Address hold time after FSMC_NWE high	T_{HCLK}	-	ns
$t_{h(BL_NWE)}$	FSMC_BL hold time after FSMC_NWE high	$T_{HCLK}-2$	-	ns
$t_{v(BL_NE)}$	FSMC_NEx low to FSMC_BL valid	-	2	ns

Table 85. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{v(Data_NADV)}$	FSMC_NADV high to Data valid	-	$T_{HCLK} + 1.5$	ns
$t_{h(Data_NWE)}$	Data hold time after FSMC_NWE high	$T_{HCLK} + 0.5$	-	ns

1. $C_L = 30$ pF.
2. Based on characterization, not tested in production.

Table 86. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	$9T_{HCLK}$	$9T_{HCLK} + 0.5$	ns
$t_{w(NWE)}$	FSMC_NWE low time	$7T_{HCLK}$	$7T_{HCLK} + 2$	ns
$t_{su(NWAIT_NE)}$	FSMC_NWAIT valid before FSMC_NEx high	$6T_{HCLK} + 1.5$	-	ns
$t_{h(NE_NWAIT)}$	FSMC_NEx hold time after FSMC_NWAIT invalid	$4T_{HCLK} - 1$	-	ns

1. $C_L = 30$ pF.
2. Based on characterization, not tested in production.


Synchronous waveforms and timings

[Figure 53](#) through [Figure 56](#) represent synchronous waveforms and [Table 87](#) through [Table 90](#) provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC_BurstAccessMode_Enable;
- MemoryType = FSMC_MemoryType_CRAM;
- WriteBurst = FSMC_WriteBurst_Enable;
- CLKDivision = 1; (0 is not supported, see the STM32F4xx reference manual : RM0090)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all timing tables, the T_{HCLK} is the HCLK clock period (with maximum FSMC_CLK = 84 MHz).

Figure 53. Synchronous multiplexed NOR/PSRAM read timings


Table 87. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FSMC_CLK period	$2T_{HCLK}-1$	-	ns
$t_{d(CLKL-NExL)}$	FSMC_CLK low to FSMC_NEx low (x=0..2)	-	0	ns
$t_{d(CLKH-NExH)}$	FSMC_CLK high to FSMC_NEx high (x=0..2)	T_{HCLK}	-	ns
$t_{d(CLKL-NADVL)}$	FSMC_CLK low to FSMC_NADV low	-	0	ns
$t_{d(CLKL-NADVH)}$	FSMC_CLK low to FSMC_NADV high	0	-	ns
$t_{d(CLKL-AV)}$	FSMC_CLK low to FSMC_Ax valid (x=16...25)	-	0	ns
$t_{d(CLKH-AIV)}$	FSMC_CLK high to FSMC_Ax invalid (x=16...25)	0	-	ns
$t_{d(CLKL-NOEL)}$	FSMC_CLK low to FSMC_NOE low	-	$T_{HCLK}+0.5$	ns
$t_{d(CLKH-NOEH)}$	FSMC_CLK high to FSMC_NOE high	$T_{HCLK}-0.5$	-	ns
$t_{d(CLKL-ADV)}$	FSMC_CLK low to FSMC_AD[15:0] valid	-	0.5	ns
$t_{d(CLKL-ADIV)}$	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns

Table 87. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{su(ADV-CLKH)}$	FSMC_A/D[15:0] valid data before FSMC_CLK high	5	-	ns
$t_{h(CLKH-ADV)}$	FSMC_A/D[15:0] valid data after FSMC_CLK high	0	-	ns
$t_{su(NWAIT-CLKH)}$	FSMC_NWAIT valid before FSMC_CLK high	4	-	ns
$t_{h(CLKH-NWAIT)}$	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

1. $C_L = 30$ pF.
2. Based on characterization, not tested in production.

Figure 54. Synchronous multiplexed PSRAM write timings**Table 88. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾**

Symbol	Parameter	Min	Max	Unit
$t_w(CLK)$	FSMC_CLK period, VDD range= 2.7 to 3.6 V	$2T_{HCLK}-1$	-	ns
$t_d(CLKL-NExL)$	FSMC_CLK low to FSMC_NEx low (x=0..2)	-	1.5	ns


Table 88. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{d(CLKH-NExH)}$	FSMC_CLK high to FSMC_NEx high (x= 0...2)	T_{HCLK}	-	ns
$t_{d(CLKL-NADV_L)}$	FSMC_CLK low to FSMC_NADV low	-	0	ns
$t_{d(CLKL-NADV_H)}$	FSMC_CLK low to FSMC_NADV high	0	-	ns
$t_{d(CLKL-AV)}$	FSMC_CLK low to FSMC_Ax valid (x=16...25)	-	0	ns
$t_{d(CLKH-AIV)}$	FSMC_CLK high to FSMC_Ax invalid (x=16...25)	T_{HCLK}	-	ns
$t_{d(CLKL-NWEL)}$	FSMC_CLK low to FSMC_NWE low	-	0	ns
$t_{d(CLKH-NWEH)}$	FSMC_CLK high to FSMC_NWE high	$T_{HCLK}-0.5$	-	ns
$t_{d(CLKL-ADV)}$	FSMC_CLK low to FSMC_AD[15:0] valid	-	3	ns
$t_{d(CLKL-ADIV)}$	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
$t_{d(CLKL-DATA)}$	FSMC_A/D[15:0] valid data after FSMC_CLK low	-	3	ns
$t_{d(CLKL-NBLL)}$	FSMC_CLK low to FSMC_NBL low	0	-	ns
$t_{d(CLKH-NBLH)}$	FSMC_CLK high to FSMC_NBL high	$T_{HCLK}-0.5$	-	ns
$t_{su(NWAIT-CLKH)}$	FSMC_NWAIT valid before FSMC_CLK high	4	-	ns
$t_h(CLKH-NWAIT)$	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

1. $C_L = 30$ pF.

2. Based on characterization, not tested in production.

Figure 55. Synchronous non-multiplexed NOR/PSRAM read timings

Table 89. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾


Symbol	Parameter	Min	Max	Unit
$t_w(\text{CLK})$	FSMC_CLK period	$2T_{\text{HCLK}}-1$	-	ns
$t_{\text{d}}(\text{CLKL-NExL})$	FSMC_CLK low to FSMC_NEx low ($x=0..2$)	-	0.5	ns
$t_{\text{d}}(\text{CLKH-NExH})$	FSMC_CLK high to FSMC_NEx high ($x=0..2$)	T_{HCLK}	-	ns
$t_{\text{d}}(\text{CLKL-NADVL})$	FSMC_CLK low to FSMC_NADV low	-	0	ns
$t_{\text{d}}(\text{CLKL-NADVH})$	FSMC_CLK low to FSMC_NADV high	0	-	ns
$t_{\text{d}}(\text{CLKL-AV})$	FSMC_CLK low to FSMC_Ax valid ($x=16..25$)	-	0	ns
$t_{\text{d}}(\text{CLKH-AIV})$	FSMC_CLK high to FSMC_Ax invalid ($x=16..25$)	$T_{\text{HCLK}}-0.5$	-	ns
$t_{\text{d}}(\text{CLKL-NOEL})$	FSMC_CLK low to FSMC_NOE low	-	$T_{\text{HCLK}}+2$	ns
$t_{\text{d}}(\text{CLKH-NOEH})$	FSMC_CLK high to FSMC_NOE high	$T_{\text{HCLK}}-0.5$	-	ns
$t_{\text{su}}(\text{DV-CLKH})$	FSMC_D[15:0] valid data before FSMC_CLK high	5	-	ns

Table 89. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{h(CLKH-DV)}$	FSMC_D[15:0] valid data after FSMC_CLK high	0	-	ns
$t_{(NWAIT-CLKH)}$	FSMC_NWAIT valid before FSMC_CLK high	4		
$t_{h(CLKH-NWAIT)}$	FSMC_NWAIT valid after FSMC_CLK high	0		

1. $C_L = 30$ pF.

2. Based on characterization, not tested in production.

Figure 56. Synchronous non-multiplexed PSRAM write timings**Table 90. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾**

Symbol	Parameter	Min	Max	Unit
$t_{(CLK)}$	FSMC_CLK period	$2T_{HCLK}-1$	-	ns
$t_{d(CLKL-NExL)}$	FSMC_CLK low to FSMC_NEx low ($x=0..2$)	-	0.5	ns
$t_{(CLKH-NExH)}$	FSMC_CLK high to FSMC_NEx high ($x=0..2$)	T_{HCLK}	-	ns
$t_{d(CLKL-NADVL)}$	FSMC_CLK low to FSMC_NADV low	-	0	ns
$t_{d(CLKL-NADVH)}$	FSMC_CLK low to FSMC_NADV high	0	-	ns
$t_{d(CLKL-AV)}$	FSMC_CLK low to FSMC_Ax valid ($x=16..25$)	-	0	ns

Table 90. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{d(CLKH-AIV)}$	FSMC_CLK high to FSMC_Ax invalid (x=16...25)	0	-	ns
$t_{d(CLKL-NWEL)}$	FSMC_CLK low to FSMC_NWE low	-	0	ns
$t_{d(CLKH-NWEH)}$	FSMC_CLK high to FSMC_NWE high	$T_{HCLK}-0.5$	-	ns
$t_{d(CLKL-Data)}$	FSMC_D[15:0] valid data after FSMC_CLK low	-	2.5	ns
$t_{d(CLKL-NBLL)}$	FSMC_CLK low to FSMC_NBL low	0	-	ns
$t_{d(CLKH-NBLH)}$	FSMC_CLK high to FSMC_NBL high	$T_{HCLK}-0.5$	-	ns
$t_{su(NWAIT-CLKH)}$	FSMC_NWAIT valid before FSMC_CLK high	4		
$t_h(CLKH-NWAIT)$	FSMC_NWAIT valid after FSMC_CLK high	0		

1. $C_L = 30$ pF.

2. Based on characterization, not tested in production.


PC Card/CompactFlash controller waveforms and timings

[Figure 57](#) through [Figure 62](#) represent synchronous waveforms, and [Table 91](#) and [Table 92](#) provide the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime = 0x04;
- COM.FSMC_WaitSetupTime = 0x07;
- COM.FSMC_HoldSetupTime = 0x04;
- COM.FSMC_HiZSetupTime = 0x00;
- ATT.FSMC_SetupTime = 0x04;
- ATT.FSMC_WaitSetupTime = 0x07;
- ATT.FSMC_HoldSetupTime = 0x04;
- ATT.FSMC_HiZSetupTime = 0x00;
- IO.FSMC_SetupTime = 0x04;
- IO.FSMC_WaitSetupTime = 0x07;
- IO.FSMC_HoldSetupTime = 0x04;
- IO.FSMC_HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the T_{HCLK} is the HCLK clock period.

Figure 57. PC Card/CompactFlash controller waveforms for common memory read access



1. FSMC_NCE4_2 remains high (inactive during 8-bit access).

Figure 58. PC Card/CompactFlash controller waveforms for common memory write access






Figure 59. PC Card/CompactFlash controller waveforms for attribute memory read access



1. Only data bits 0...7 are read (bits 8...15 are disregarded).

Figure 60. PC Card/CompactFlash controller waveforms for attribute memory write access



1. Only data bits 0...7 are driven (bits 8...15 remains Hi-Z).

Figure 61. PC Card/CompactFlash controller waveforms for I/O space read access





Figure 62. PC Card/CompactFlash controller waveforms for I/O space write access

Table 91. Switching characteristics for PC Card/CF read and write cycles in attribute/common space⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{v(\text{NCEx-A})}$	FSMC_Ncex low to FSMC_Ay valid	-	0	ns
$t_{h(\text{NCEx-AI})}$	FSMC_NCEx high to FSMC_Ax invalid	0	-	ns
$t_{d(\text{NREG-NCEx})}$	FSMC_NCEx low to FSMC_NREG valid	-	1	ns
$t_{h(\text{NCEx-NREG})}$	FSMC_NCEx high to FSMC_NREG invalid	$T_{\text{HCLK}}-2$	-	ns
$t_{d(\text{NCEx-NWE})}$	FSMC_NCEx low to FSMC_NWE low	-	$5T_{\text{HCLK}}$	ns
$t_{w(\text{NWE})}$	FSMC_NWE low width	$8T_{\text{HCLK}}-0.5$	$8T_{\text{HCLK}}+0.5$	ns
$t_{d(\text{NWE_NCEx})}$	FSMC_NWE high to FSMC_NCEx high	$5T_{\text{HCLK}}+1$	-	ns
$t_{v(\text{NWE-D})}$	FSMC_NWE low to FSMC_D[15:0] valid	-	0	ns
$t_{h(\text{NWE-D})}$	FSMC_NWE high to FSMC_D[15:0] invalid	$9T_{\text{HCLK}}-0.5$	-	ns
$t_{d(\text{D-NWE})}$	FSMC_D[15:0] valid before FSMC_NWE high	$13T_{\text{HCLK}}-3$	-	ns
$t_{d(\text{NCEx-NOE})}$	FSMC_NCEx low to FSMC_NOE low	-	$5T_{\text{HCLK}}$	ns
$t_{w(\text{NOE})}$	FSMC_NOE low width	$8T_{\text{HCLK}}-0.5$	$8T_{\text{HCLK}}+0.5$	ns
$t_{d(\text{NOE_NCEx})}$	FSMC_NOE high to FSMC_NCEx high	$5T_{\text{HCLK}}-1$	-	ns
$t_{su(\text{D-NOE})}$	FSMC_D[15:0] valid data before FSMC_NOE high	$1T_{\text{HCLK}}$	-	ns
$t_{h(\text{NOE-D})}$	FSMC_NOE high to FSMC_D[15:0] invalid	0	-	ns

1. $C_L = 30$ pF.

2. Based on characterization, not tested in production.

Table 92. Switching characteristics for PC Card/CF read and write cycles in I/O space⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
tw(NIOWR)	FSMC_NIOWR low width	$8T_{HCLK}-0.5$	-	ns
tv(NIOWR-D)	FSMC_NIOWR low to FSMC_D[15:0] valid	-	0	ns
th(NIOWR-D)	FSMC_NIOWR high to FSMC_D[15:0] invalid	$9T_{HCLK}-2$	-	ns
td(NCE4_1-NIOWR)	FSMC_NCE4_1 low to FSMC_NIOWR valid	-	$5T_{HCLK}$	ns
th(NCE4_1-NIOWR)	FSMC_NCE4_1 high to FSMC_NIOWR invalid	$5T_{HCLK}$	-	ns
td(NIORD-NCE4_1)	FSMC_NCE4_1 low to FSMC_NIORD valid	-	$5T_{HCLK}$	ns
th(NCE4_1-NIORD)	FSMC_NCE4_1 high to FSMC_NIORD valid	$6T_{HCLK}+2$	-	ns
tw(NIORD)	FSMC_NIORD low width	$8T_{HCLK}-0.5$	$8T_{HCLK}+0.5$	ns
tsu(D-NIORD)	FSMC_D[15:0] valid before FSMC_NIORD high	$1T_{HCLK}$	-	ns
td(NIORD-D)	FSMC_D[15:0] valid after FSMC_NIORD high	0	-	ns

1. $C_L = 30$ pF.

2. Based on characterization, not tested in production.

NAND controller waveforms and timings

[Figure 63](#) through [Figure 66](#) represent synchronous waveforms, and [Table 93](#) and [Table 94](#) provide the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime = 0x01;
- COM.FSMC_WaitSetupTime = 0x03;
- COM.FSMC_HoldSetupTime = 0x02;
- COM.FSMC_HiZSetupTime = 0x01;
- ATT.FSMC_SetupTime = 0x01;
- ATT.FSMC_WaitSetupTime = 0x03;
- ATT.FSMC_HoldSetupTime = 0x02;
- ATT.FSMC_HiZSetupTime = 0x01;
- Bank = FSMC_Bank_NAND;
- MemoryDataWidth = FSMC_MemoryDataWidth_16b;
- ECC = FSMC_ECC_Enable;
- ECCPageSize = FSMC_ECCPageSize_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the T_{HCLK} is the HCLK clock period.

Figure 63. NAND controller waveforms for read access




Figure 64. NAND controller waveforms for write access




Figure 65. NAND controller waveforms for common memory read access





Figure 66. NAND controller waveforms for common memory write access

Table 93. Switching characteristics for NAND Flash read cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NOE)}$	FSMC_NOE low width	$4T_{HCLK}-0.5$	$4T_{HCLK}+0.5$	ns
$t_{su(D-NOE)}$	FSMC_D[15-0] valid data before FSMC_NOE high	9	-	ns
$t_h(NOE-D)$	FSMC_D[15-0] valid data after FSMC_NOE high	0	-	ns
$t_d(ALE-NOE)$	FSMC_ALE valid before FSMC_NOE low	-	$3T_{HCLK}-0.5$	ns
$t_h(NOE-ALE)$	FSMC_NWE high to FSMC_ALE invalid	$3T_{HCLK}-2$	-	ns

1. $C_L = 30$ pF.

Table 94. Switching characteristics for NAND Flash write cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NWE)}$	FSMC_NWE low width	$4T_{HCLK}$	$4T_{HCLK}+1$	ns
$t_{v(NWE-D)}$	FSMC_NWE low to FSMC_D[15-0] valid	0	-	ns
$t_{h(NWE-D)}$	FSMC_NWE high to FSMC_D[15-0] invalid	$3T_{HCLK}-1$	-	ns
$t_{d(D-NWE)}$	FSMC_D[15-0] valid before FSMC_NWE high	$5T_{HCLK}-3$	-	ns
$t_{d(ALE-NWE)}$	FSMC_ALE valid before FSMC_NWE low	-	$3T_{HCLK}-0.5$	ns
$t_{h(NWE-ALE)}$	FSMC_NWE high to FSMC_ALE invalid	$3T_{HCLK}-1$	-	ns

1. $C_L = 30$ pF.

6.3.26 Camera interface (DCMI) timing specifications

Table 95. DCMI characteristics

Symbol	Parameter	Conditions	Min	Max
	Frequency ratio $DCMI_PIXCLK/f_{HCLK}^{(1)}$		-	0.4

1. Maximum value of $DCMI_PIXCLK = 54$ MHz.

6.3.27 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in [Table 96](#) for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage conditions summarized in [Table 15](#), with the following configuration:

- Output speed is set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C = 30$ pF
- Measurement points are done at CMOS levels: $0.5V_{DD}$

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output characteristics.

Figure 67. SDIO high-speed mode





Figure 68. SD default mode

Table 96. Dynamic characteristics: SD / MMC characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{PP}	Clock frequency in data transfer mode		0		48	MHz
-	SDIO_CK/fPCLK2 frequency ratio		-	-	8/3	-
t _{W(CKL)}	Clock low time	fpp =48MHz	8.5	9	-	ns
t _{W(CKH)}	Clock high time	fpp =48MHz	8.3	10	-	
CMD, D inputs (referenced to CK) in MMC and SD HS mode						
t _{ISU}	Input setup time HS	fpp =48MHz	3.5	-	-	ns
t _{IH}	Input hold time HS	fpp =48MHz	0	-	-	
CMD, D outputs (referenced to CK) in MMC and SD HS mode						
t _{OV}	Output valid time HS	fpp =48MHz	-	4.5	7	ns
t _{OH}	Output hold time HS	fpp =48MHz	3	-	-	

Table 96. Dynamic characteristics: SD / MMC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CMD, D inputs (referenced to CK) in SD default mode						
tISUD	Input setup time SD	fpp =24MHz	1.5	-	-	ns
tIHD	Input hold time SD	fpp =24MHz	0.5	-	-	
CMD, D outputs (referenced to CK) in SD default mode						
tOVD	Output valid default time SD	fpp =24MHz	-	4.5	6.5	ns
tOHD	Output hold default time SD	fpp =24MHz	3.5	-	-	

1. Data based on characterization results, not tested in production.

6.3.28 RTC characteristics

Table 97. RTC characteristics


Symbol	Parameter	Conditions	Min	Max
-	f _{PCLK1} /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Figure 69. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline




1. Drawing is not to scale.

Table 98. LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090		0.200	0.0035		0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3		12.000			0.4724	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3		12.000			0.4724	
e		0.500			0.0197	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc			0.080			0.0031


1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 70. Recommended footprint



1. Dimensions are expressed in millimeters.

Figure 71. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline



1. Drawing is not to scale.

Table 99. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090		0.200	0.0035		0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3		17.500			0.689	
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3		17.500			0.6890	

Table 99. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
e		0.500			0.0197	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc			0.080			0.0031


1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 72. Recommended footprint



1. Dimensions are expressed in millimeters.

Figure 73. UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, 0.65 mm pitch package outline




1. Drawing is not to scale.

Table 100. UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm 0.65 mm pitch package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.002	0.0031	0.0043
A4	0.400	0.450	0.500	0.0157	0.0177	0.0197
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	9.900	10.000	10.100	0.3898	0.3937	0.3976
E	9.900	10.000	10.100	0.3898	0.3937	0.3976
e		0.650			0.0256	
F	0.425	0.450	0.475	0.0167	0.0177	0.0187
ddd			0.080			0.0031
eee			0.150			0.0059
fff			0.080			0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 74. LQFP176 24 x 24 mm, 176-pin low-profile quad flat package outline




1. Drawing is not to scale.

Table 101. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A			1.600			0.0630
A1	0.050		0.150	0.0020		
A2	1.350		1.450	0.0531		0.0060
b	0.170		0.270	0.0067		0.0106
C	0.090		0.200	0.0035		0.0079
D	23.900		24.100	0.9409		0.9488
E	23.900		24.100	0.9409		0.9488
e		0.500			0.0197	
HD	25.900		26.100	1.0200		1.0276
HE	25.900		26.100	1.0200		1.0276
L	0.450		0.750	0.0177		0.0295
L1		1.000			0.0394	
ZD		1.250			0.0492	
ZE		1.250			0.0492	
ccc			0.080			0.0031
k	0 °		7 °	0 °		7 °

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 75. LQFP176 recommended footprint



1. Dimensions are expressed in millimeters.

7.2 Thermal characteristics

The maximum chip-junction temperature, $T_J \text{ max}$, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A \text{ max}$ is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D \text{ max}$ is the sum of $P_{INT} \text{ max}$ and $P_{I/O} \text{ max}$ ($P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$),
- $P_{INT} \text{ max}$ is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{I/O} \text{ max}$ represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

Table 102. Package thermal characteristics

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm/ 0.5 mm pitch	43	°C/W
	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm/ 0.5 mm pitch	40	
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm/ 0.5 mm pitch	38	
	Thermal resistance junction-ambient UFBGA176 - 10× 10 mm/ 0.65 mm pitch	39	

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

8 Part numbering

Table 103. Ordering information scheme


Example:	STM32F437	V	I	T	6xxx
Device family STM32 = ARM-based 32-bit microcontroller					
Product type F = general-purpose					
Device subfamily 437 = STM32F43x, connectivity, USB OTG FS/HS, camera interface, Ethernet, cryptographic acceleration					
Pin count V = 100 pins Z = 144 pins I = 176 pins					
Flash memory size G = 1024 Kbytes of Flash memory I = 2048 Kbytes of Flash memory					
Package T = LQFP H = UFBGA					
Temperature range 6 = Industrial temperature range, -40 to 85 °C. 7 = Industrial temperature range, -40 to 105 °C.					
Options xxx = programmed parts TR = tape and reel					

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Appendix A Application block diagrams


A.1 USB OTG full speed (FS) interface solutions

Figure 76. USB controller configured as peripheral-only and used in Full speed mode




1. External voltage regulator only needed when building a V_{BUS} powered device.
2. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.

Figure 77. USB controller configured as host-only and used in full speed mode



1. The current limiter is required only if the application has to support a V_{BUS} powered device. A basic power switch can be used if 5 V are available on the application board.
2. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.


Figure 78. USB controller configured in dual mode and used in full speed mode



1. External voltage regulator only needed when building a V_{BUS} powered device.
2. The current limiter is required only if the application has to support a V_{BUS} powered device. A basic power switch can be used if 5 V are available on the application board.
3. The ID pin is required in dual role only.
4. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.

A.2 USB OTG high speed (HS) interface solutions


Figure 79. USB controller configured as peripheral, host, or dual-mode and used in high speed mode



1. It is possible to use MCO1 or MCO2 to save a crystal. It is however not mandatory to clock the STM32F43x with a 24 or 26 MHz crystal when using USB HS. The above figure only shows an example of a possible connection.
2. The ID pin is required in dual role only.


A.3 Ethernet interface solutions

Figure 80. MII mode using a 25 MHz crystal




1. f_{HCLK} must be greater than 25 MHz.
2. Pulse per second when using IEEE1588 PTP optional signal.

Figure 81. RMI with a 50 MHz oscillator



1. f_{HCLK} must be greater than 25 MHz.

Figure 82. RMII with a 25 MHz crystal and PHY with PLL



1. f_{HCLK} must be greater than 25 MHz.
2. The 25 MHz (PHY_CLK) must be derived directly from the HSE oscillator, before the PLL block.

9 **Revision history**

Table 104. Full document revision history

Date	Revision	Changes
19-Mar-2013	1.0	Initial release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

