


SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS319I – NOVEMBER 1993 – REVISED DECEMBER 2003

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.3 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <math><0.8\text{ V}</math> at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >math>>2\text{ V}</math> at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DGG, DGV, OR DL PACKAGE (TOP VIEW)



description/ordering information

This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16652A consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

ORDERING INFORMATION

| T_A | PACKAGE† | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-------------|---------------|-----------------------|------------------|
| -40°C to 85°C | SSOP – DL | Tube | SN74LVCH16652ADL | LVCH16652A |
| | | Tape and reel | SN74LVCH16652ADLR | |
| | TSSOP – DGG | Tape and reel | SN74LVCH16652ADGGR | LVCH16652A |
| | TVSOP – DGV | Tape and reel | SN74LVCH16652ADGVR | LDH652A |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS3191 – NOVEMBER 1993 – REVISED DECEMBER 2003

description/ordering information (continued)

Complementary output-enable (OEAB and $\overline{\text{OEBA}}$) inputs control the transceiver functions. Select-control (SAB and SBA) inputs select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16652A.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and $\overline{\text{OEBA}}$. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.

To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\text{OE}}$ or DIR.

FUNCTION TABLE

| INPUTS | | | | | | DATA I/O† | | OPERATION OR FUNCTION |
|--------|--------------------------|--------|--------|-----|-----|--------------|--------------|---|
| OEAB | $\overline{\text{OEBA}}$ | CLKAB | CLKBA | SAB | SBA | A1–A8 | B1–B8 | |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | ↑ | ↑ | X | X | Input | Input | Store A and B data |
| X | H | ↑ | H or L | X | X | Input | Unspecified‡ | Store A, hold B |
| H | H | ↑ | ↑ | X‡ | X | Input | Output | Store A in both registers |
| L | X | H or L | ↑ | X | X | Unspecified‡ | Input | Hold A, store B |
| L | L | ↑ | ↑ | X | X‡ | Output | Input | Store B in both registers |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| H | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| H | H | H or L | X | H | X | Input | Output | Stored A data to B bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored A data to B bus and stored B data to A bus |

† The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SN74LVCH16652A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319I – NOVEMBER 1993 – REVISED DECEMBER 2003






Figure 1. Bus-Management Functions

SN74LVCH16652A 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS3191 – NOVEMBER 1993 – REVISED DECEMBER 2003

logic diagram (positive logic)



SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS319I – NOVEMBER 1993 – REVISED DECEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 6.5 V |
| Input voltage range, V_I : (see Note 1) | –0.5 V to 6.5 V |
| Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1) | –0.5 V to 6.5 V |
| Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Continuous output current, I_O | ±50 mA |
| Continuous current through V_{CC} or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DGG package | 64°C/W |
| DGV package | 48°C/W |
| DL package | 56°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT | |
|---------------------|------------------------------------|-----------------------------|----------------------|----------|----|
| V_{CC} | Supply voltage | Operating | 1.65 | 3.6 | V |
| | | Data retention only | 1.5 | | |
| V_{IH} | High-level input voltage | $V_{CC} = 1.65$ V to 1.95 V | $0.65 \times V_{CC}$ | | V |
| | | $V_{CC} = 2.3$ V to 2.7 V | 1.7 | | |
| | | $V_{CC} = 2.7$ V to 3.6 V | 2 | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 1.65$ V to 1.95 V | $0.35 \times V_{CC}$ | | V |
| | | $V_{CC} = 2.3$ V to 2.7 V | 0.7 | | |
| | | $V_{CC} = 2.7$ V to 3.6 V | 0.8 | | |
| V_I | Input voltage | 0 | 5.5 | V | |
| V_O | Output voltage | High or low state | 0 | V_{CC} | V |
| | | 3-state | 0 | 5.5 | |
| I_{OH} | High-level output current | $V_{CC} = 1.65$ V | –4 | | mA |
| | | $V_{CC} = 2.3$ V | –8 | | |
| | | $V_{CC} = 2.7$ V | –12 | | |
| | | $V_{CC} = 3$ V | –24 | | |
| I_{OL} | Low-level output current | $V_{CC} = 1.65$ V | 4 | | mA |
| | | $V_{CC} = 2.3$ V | 8 | | |
| | | $V_{CC} = 2.7$ V | 12 | | |
| | | $V_{CC} = 3$ V | 24 | | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | 10 | ns/V | |
| T_A | Operating free-air temperature | –40 | 85 | °C | |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCAS3191 – NOVEMBER 1993 – REVISED DECEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP† | MAX | UNIT |
|----------------------|------------------------------|--|-----------------|----------------------|------|------|------|
| V _{OH} | | I _{OH} = -100 μA | 1.65 V to 3.6 V | V _{CC} -0.2 | | | V |
| | | I _{OH} = -4 mA | 1.65 V | 1.2 | | | |
| | | I _{OH} = -8 mA | 2.3 V | 1.7 | | | |
| | | I _{OH} = -12 mA | 2.7 V | 2.2 | | | |
| | | I _{OH} = -24 mA | 3 V | 2.4 | | | |
| V _{OL} | | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | V |
| | | I _{OL} = 4 mA | 1.65 V | | | 0.45 | |
| | | I _{OL} = 8 mA | 2.3 V | | | 0.7 | |
| | | I _{OL} = 12 mA | 2.7 V | | | 0.4 | |
| | | I _{OL} = 24 mA | 3 V | | | 0.55 | |
| I _I | Control inputs | V _I = 0 to 5.5 V | 3.6 V | | | ±5 | μA |
| I _{I(hold)} | A or B ports | V _I = 0.58 V | 1.65 V | ‡ | | | μA |
| | | V _I = 1.07 V | | ‡ | | | |
| | | V _I = 0.7 V | 2.3 V | 45 | | | |
| | | V _I = 1.7 V | | -45 | | | |
| | | V _I = 0.8 V | 3 V | 75 | | | |
| | | V _I = 2 V | | -75 | | | |
| | V _I = 0 to 3.6 V§ | 3.6 V | | | ±500 | | |
| I _{off} | | V _I or V _O = 5.5 V | 0 | | | ±10 | μA |
| I _{OZ} ¶ | | V _O = 0 V or (V _{CC} to 5.5 V) | 2.3 V to 3.6 V | | | ±5 | μA |
| I _{CC} | | V _I = V _{CC} or GND | 3.6 V | | | 20 | μA |
| | | 3.6 V ≤ V _I ≤ 5.5 V# | | I _O = 0 | | 20 | |
| ΔI _{CC} | | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 2.7 V to 3.6 V | | | 500 | μA |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | | | 5 | pF |
| C _{io} | A or B ports | V _O = V _{CC} or GND | 3.3 V | | | 8 | pF |

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ For the total leakage current in an I/O port, please consult the I_{I(hold)} specification for the input voltage condition 0 V < V_I < V_{CC}, and the I_{OZ} specification for the input voltage conditions V_I = 0 V or V_I = V_{CC} to 5.5 V. The bus-hold current, at input voltage greater than V_{CC}, is negligible.

This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|--|-------------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | ‡ | | ‡ | | 150 | | 150 | | MHz |
| t _w | Pulse duration, CLK high or low | ‡ | | ‡ | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, A or B before CLKAB↑ or CLKBA↑ | ‡ | | ‡ | | 3.4 | | 3 | | ns |
| t _h | Hold time, A or B after CLKAB↑ or CLKBA↑ | ‡ | | ‡ | | 0 | | 0.2 | | ns |

‡ This information was not available at the time of publication.



SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS319I – NOVEMBER 1993 – REVISED DECEMBER 2003

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|------------------|------------------------------|-------------|-------------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | † | | † | | 150 | | 150 | | MHz |
| t _{pd} | A or B | B or A | † | † | † | † | 6.4 | 1.4 | 6.3 | ns | |
| | CLKAB or CLKBA | A or B | † | † | † | † | 7.3 | 2.4 | 6.4 | | |
| | SAB or SBA | B or A | † | † | † | † | 8.8 | 1.9 | 7.4 | | |
| t _{en} | $\overline{\text{OE}}$ or OE | A or B | † | † | † | † | 6.6 | 1.6 | 6.3 | ns | |
| t _{dis} | $\overline{\text{OE}}$ or OE | A or B | † | † | † | † | 6.6 | 1.2 | 6.2 | ns | |

† This information was not available at the time of publication.

operating characteristics, T_A = 25°C


| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V ± 0.15 V | V _{CC} = 2.5 V ± 0.2 V | V _{CC} = 3.3 V ± 0.3 V | UNIT |
|-----------------|---|------------------|-------------------------------------|------------------------------------|------------------------------------|------|
| | | | TYP | TYP | TYP | |
| C _{pd} | Power dissipation capacitance per transceiver | Outputs enabled | † | † | 55 | pF |
| | | Outputs disabled | † | † | 12 | |

† This information was not available at the time of publication.

SN74LVCH16652A 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS3191 – NOVEMBER 1993 – REVISED DECEMBER 2003


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

| TEST | S1 |
|-------------------|------------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | V_{LOAD} |
| t_{PHZ}/t_{PZH} | GND |


| V_{CC} | INPUTS | | V_M | V_{LOAD} | C_L | R_L | V_{Δ} |
|--------------------|----------|-----------------------|------------|-------------------|-------|--------------|--------------|
| | V_I | t_r/t_f | | | | | |
| $1.8 V \pm 0.15 V$ | V_{CC} | $\leq 2 \text{ ns}$ | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 k Ω | 0.15 V |
| $2.5 V \pm 0.2 V$ | V_{CC} | $\leq 2 \text{ ns}$ | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 Ω | 0.15 V |
| 2.7 V | 2.7 V | $\leq 2.5 \text{ ns}$ | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| $3 V \pm 0.3 V$ | 2.7 V | $\leq 2.5 \text{ ns}$ | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .
 - All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



4073251/E 08/00

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--|---------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated