


SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 7.4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54LVC646A . . . JT OR W PACKAGE
SN74LVC646A . . . DB, DW, NS, OR PW PACKAGE



SN54LVC646A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

description/ordering information

The SN54LVC646A octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC646A octal bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

ORDERING INFORMATION

| T_A | PACKAGE† | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|----------------|-----------------------|------------------|
| –40°C to 85°C | SOIC – DW | Tube of 25 | SN74LVC646ADW | LVC646A |
| | | Reel of 2000 | SN74LVC646ADWR | |
| | SOP – NS | Reel of 2000 | SN74LVC646ANSR | LVC646A |
| | SSOP – DB | Reel of 2000 | SN74LVC646ADBR | LC646A |
| | TSSOP – PW | Tube of 60 | SN74LVC646APW | LC646A |
| | | Reel of 2000 | SN74LVC646APWR | |
| Reel of 250 | | SN74LVC646APWT | | |
| –55°C to 125°C | CDIP – JT | Tube of 15 | SNJ54LVC646AJT | SNJ54LVC646AJT |
| | CFP – W | Tube of 85 | SNJ54LVC646AW | SNJ54LVC646AW |
| | LCCC – FK | Tube of 42 | SNJ54LVC646AFK | SNJ54LVC646AFK |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

description/ordering information (continued)

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC646A devices.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data is stored in one register and B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE

| INPUTS | | | | | | DATA I/O | | OPERATION OR FUNCTION |
|-----------------|-----|--------|--------|-----|-----|----------------|----------------|---------------------------|
| \overline{OE} | DIR | CLKAB | CLKBA | SAB | SBA | A1–A8 | B1–B8 | |
| X | X | ↑ | X | X | X | Input | Unspecified† | Store A, B unspecified† |
| X | X | X | ↑ | X | X | Unspecified† | Input | Store B, A unspecified† |
| H | X | ↑ | ↑ | X | X | Input | Input | Store A and B data |
| H | X | H or L | H or L | X | X | Input disabled | Input disabled | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| L | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| L | H | H or L | X | H | X | Input | Output | Stored A data to B bus |

† The data-output functions can be enabled or disabled by various signals at \overline{OE} and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J – JANUARY 1993 – REVISED AUGUST 2003





Figure 1. Bus-Management Functions

SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NS, PW, and W packages.

SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 6.5 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 6.5 V |
| Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1) | –0.5 V to 6.5 V |
| Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Continuous output current, I_O | ±50 mA |
| Continuous current through V_{CC} or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DB package | 63°C/W |
| DW package | 46°C/W |
| NS package | 65°C/W |
| PW package | 88°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

| | | SN54LVC646A | | SN74LVC646A | | UNIT |
|--|-----------------------------|-------------|----------|----------------------|----------|------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} Supply voltage | Operating | 2 | 3.6 | 1.65 | 3.6 | V |
| | Data retention only | 1.5 | | 1.5 | | |
| V_{IH} High-level input voltage | $V_{CC} = 1.65$ V to 1.95 V | | | $0.65 \times V_{CC}$ | | V |
| | $V_{CC} = 2.3$ V to 2.7 V | | | 1.7 | | |
| | $V_{CC} = 2.7$ V to 3.6 V | 2 | | 2 | | |
| V_{IL} Low-level input voltage | $V_{CC} = 1.65$ V to 1.95 V | | | $0.35 \times V_{CC}$ | | V |
| | $V_{CC} = 2.3$ V to 2.7 V | | | 0.7 | | |
| | $V_{CC} = 2.7$ V to 3.6 V | | 0.8 | 0.8 | | |
| V_I Input voltage | | 0 | 5.5 | 0 | 5.5 | V |
| V_O Output voltage | High or low state | 0 | V_{CC} | 0 | V_{CC} | V |
| | 3-state | 0 | 5.5 | 0 | 5.5 | |
| I_{OH} High-level output current | $V_{CC} = 1.65$ V | | | | –4 | mA |
| | $V_{CC} = 2.3$ V | | | | –8 | |
| | $V_{CC} = 2.7$ V | | –12 | | –12 | |
| | $V_{CC} = 3$ V | | –24 | | –24 | |
| I_{OL} Low-level output current | $V_{CC} = 1.65$ V | | | | 4 | mA |
| | $V_{CC} = 2.3$ V | | | | 8 | |
| | $V_{CC} = 2.7$ V | | 12 | | 12 | |
| | $V_{CC} = 3$ V | | 24 | | 24 | |
| $\Delta t/\Delta v$ Input transition rise or fall rate | | | 10 | | 10 | ns/V |
| T_A Operating free-air temperature | | –55 | 125 | –40 | 85 | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | SN54LVC646A | | | SN74LVC646A | | | UNIT |
|--------------------------|--|--|----------------------|------|------|----------------------|------|-----|------|
| | | | MIN | TYP† | MAX | MIN | TYP† | MAX | |
| V _{OH} | I _{OH} = -100 μA | 1.65 V to 3.6 V | | | | V _{CC} -0.2 | | | V |
| | | 2.7 V to 3.6 V | V _{CC} -0.2 | | | | | | |
| | I _{OH} = -4 mA | 1.65 V | | | 1.2 | | | | |
| | I _{OH} = -8 mA | 2.3 V | | | 1.7 | | | | |
| | I _{OH} = -12 mA | 2.7 V | 2.2 | | 2.2 | | | | |
| | | 3 V | 2.4 | | 2.4 | | | | |
| I _{OH} = -24 mA | 3 V | 2.2 | | 2.2 | | | | | |
| V _{OL} | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | | 0.2 | | | V |
| | | 2.7 V to 3.6 V | 0.2 | | | | | | |
| | I _{OL} = 4 mA | 1.65 V | | | 0.45 | | | | |
| | I _{OL} = 8 mA | 2.3 V | | | 0.7 | | | | |
| | I _{OL} = 12 mA | 2.7 V | | | 0.4 | | | | |
| 3 V | | | | 0.55 | | | | | |
| I _{OL} = 24 mA | 3 V | | | 0.55 | | | | | |
| I _I | Control inputs | V _I = 0 to 5.5 V | 3.6 V | | ±5 | | ±5 | μA | |
| I _{off} | | V _I or V _O = 5.5 V | 0 | | | | ±10 | μA | |
| I _{OZ} ‡ | | V _O = 0 to 5.5 V | 3.6 V | | ±15 | | ±10 | μA | |
| I _{CC} | V _I = V _{CC} or GND 3.6 V ≤ V _I ≤ 5.5 V§ | I _O = 0 | 3.6 V | | 10 | | 10 | μA | |
| | | | | | 10 | | 10 | | |
| ΔI _{CC} | | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 2.7 V to 3.6 V | | 500 | | 500 | μA | |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | | 4.5 | | 4.5 | pF | |
| C _{io} | A or B ports | V _O = V _{CC} or GND | 3.3 V | | 7.5 | | 7.5 | pF | |

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| | | SN54LVC646A | | | | UNIT |
|--------------------|------------------------------|-------------------------|-----|---------------------------------|-----|------|
| | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | |
| | | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | 150 | | 150 | MHz |
| t _w | Pulse duration | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK↑ | 1.6 | | 1.5 | | ns |
| t _h | Hold time, data after CLK↑ | 1.7 | | 1.7 | | ns |



SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| | | SN74LVC646A | | | | | | | | UNIT |
|--------------------|------------------------------|-------------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | |
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | | † | | † | 150 | | 150 | | MHz |
| t _w | Pulse duration | † | | † | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before CLK↑ | † | | † | | 1.6 | | 1.5 | | ns |
| t _h | Hold time, data after CLK↑ | † | | † | | 1.7 | | 1.7 | | ns |

† This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVC646A | | | | UNIT |
|------------------|------------------------|----------------|-------------------------|-----|------------------------------------|-----|------|
| | | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | |
| | | | MIN | MAX | MIN | MAX | |
| f _{max} | | | 150 | | 150 | | MHz |
| t _{pd} | A or B | B or A | 7.9 | | 1 | 7.4 | ns |
| | CLK | A or B | 8.8 | | 1 | 8.4 | |
| | SBA or SAB | | 9.9 | | 1 | 8.6 | |
| t _{en} | $\overline{\text{OE}}$ | A | 10.2 | | 1 | 8.2 | ns |
| t _{dis} | $\overline{\text{OE}}$ | A | 8.9 | | 1 | 7.5 | ns |
| t _{en} | DIR | B | 10.4 | | 1 | 8.3 | ns |
| t _{dis} | DIR | B | 8.7 | | 1 | 7.9 | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74LVC646A | | | | | | | | UNIT |
|------------------|------------------------|----------------|-------------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | † | | † | | 150 | | 150 | | MHz |
| t _{pd} | A or B | B or A | † | † | † | † | 7.9 | | 1.4 | 7.4 | ns |
| | CLK | A or B | † | † | † | † | 8.8 | | 1.3 | 8.4 | |
| | SBA or SAB | | † | † | † | † | 9.9 | | 1.4 | 8.6 | |
| t _{en} | $\overline{\text{OE}}$ | A | † | † | † | † | 10.2 | | 1 | 8.2 | ns |
| t _{dis} | $\overline{\text{OE}}$ | A | † | † | † | † | 8.9 | | 1 | 7.5 | ns |
| t _{en} | DIR | B | † | † | † | † | 10.4 | | 1.2 | 8.3 | ns |
| t _{dis} | DIR | B | † | † | † | † | 8.7 | | 1.1 | 7.9 | ns |

† This information was not available at the time of publication.



SN54LVC646A, SN74LVC646A
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS


SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

operating characteristics, $T_A = 25^\circ\text{C}$

| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V | V _{CC} = 2.5 V | V _{CC} = 3.3 V | UNIT |
|-----------------|---|------------------|-------------------------|-------------------------|-------------------------|------|
| | | | TYP | TYP | TYP | |
| C _{pd} | Power dissipation capacitance per transceiver | Outputs enabled | † | † | 75 | pF |
| | | Outputs disabled | | | 9 | |

† This information was not available at the time of publication.


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

| TEST | S1 |
|-------------------|------------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | V_{LOAD} |
| t_{PHZ}/t_{PZH} | GND |


| V_{CC} | INPUTS | | V_M | V_{LOAD} | C_L | R_L | V_{Δ} |
|----------------------------------|----------|----------------------|------------|-------------------|-------|--------------|--------------|
| | V_I | t_r/t_f | | | | | |
| $1.8\text{ V} \pm 0.15\text{ V}$ | V_{CC} | $\leq 2\text{ ns}$ | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 k Ω | 0.15 V |
| $2.5\text{ V} \pm 0.2\text{ V}$ | V_{CC} | $\leq 2\text{ ns}$ | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 Ω | 0.15 V |
| 2.7 V | 2.7 V | $\leq 2.5\text{ ns}$ | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| $3.3\text{ V} \pm 0.3\text{ V}$ | 2.7 V | $\leq 2.5\text{ ns}$ | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |




VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE


24 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification.
 E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

W (R-GDFP-F24)

CERAMIC DUAL FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
 - Index point is provided on cap for terminal identification only.

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

4040065 /E 12/01

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--|---------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265