

# SN54ALVTH16245, SN74ALVTH16245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES066G – JUNE 1996 – REVISED APRIL 2002

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static-Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V  $V_{CC}$ )**
- **Typical  $V_{OLP}$  (Output Ground Bounce)  $<0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$**
- **High Drive ( $-32/64$  mA at 3.3-V  $V_{CC}$ )**
- **$I_{off}$  and Power-Up 3-State Support Hot Insertion**
- **Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating**
- **Flow-Through Architecture Facilitates Printed Circuit Board Layout**
- **Distributed  $V_{CC}$  and GND Pins Minimize High-Speed Switching Noise**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**

## description

The 'ALVTH16245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.


These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.2 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ALVTH16245 . . . WD PACKAGE  
SN74ALVTH16245 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

**SN54ALVTH16245, SN74ALVTH16245**  
**2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES066G – JUNE 1996 – REVISED APRIL 2002

**SN74ALVTH16245 . . . GQL PACKAGE**  
**(TOP VIEW)**



**terminal assignments**

	1	2	3	4	5	6
A	1DIR	NC	NC	NC	NC	$\overline{1OE}$
B	1B2	1B1	GND	GND	1A1	1A2
C	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
H	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	$\overline{2OE}$

NC – No internal connection

**ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SSOP – DL	Tape and reel	SN74ALVTH16245DLR	ALVTH16245
	TSSOP – DGG	Tape and reel	SN74ALVTH16245GR	ALVTH16245
	TVSOP – DGV	Tape and reel	SN74ALVTH16245VR	VT245
	VFBGA – GQL	Tape and reel	SN74ALVTH16245QR	
–55°C to 125°C	CFP – WD	Tube	SNJ54ALVTH16245WD	SNJ54ALVTH16245WD

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



**FUNCTION TABLE**  
**(each 8-bit section)**

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

# SN54ALVTH16245, SN74ALVTH16245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES066G – JUNE 1996 – REVISED APRIL 2002

## logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, DL, and WD packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Output current in the low state, $I_{OL}$ : SN54ALVTH16245 .....	96 mA
SN74ALVTH16245 .....	128 mA
Output current in the high state, $I_{OH}$ : SN54ALVTH16245 .....	-48 mA
SN74ALVTH16245 .....	-64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
DL package .....	63°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{Stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN54ALVTH16245, SN74ALVTH16245**  
**2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES066G – JUNE 1996 – REVISED APRIL 2002

**recommended operating conditions,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (see Note 3)**

		SN54ALVTH16245			SN74ALVTH16245			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage	2.3		2.7	2.3		2.7	V
$V_{IH}$	High-level input voltage	1.7			1.7			V
$V_{IL}$	Low-level input voltage			0.7			0.7	V
$V_I$	Input voltage	0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$	High-level output current			-6			-8	mA
$I_{OL}$	Low-level output current			6			8	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ kHz}$			18			24	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s/V}$
$T_A$	Operating free-air temperature	-55		125	-40		85	$^{\circ}\text{C}$

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**recommended operating conditions,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (see Note 3)**

		SN54ALVTH16245			SN74ALVTH16245			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	Supply voltage	3		3.6	3		3.6	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
$V_I$	Input voltage	0	$V_{CC}$	5.5	0	$V_{CC}$	5.5	V
$I_{OH}$	High-level output current			-24			-32	mA
$I_{OL}$	Low-level output current			24			32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ kHz}$			48			64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s/V}$
$T_A$	Operating free-air temperature	-55		125	-40		85	$^{\circ}\text{C}$

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN54ALVTH16245, SN74ALVTH16245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES066G – JUNE 1996 – REVISED APRIL 2002

**electrical characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 2.5 V ± 0.2 V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN54ALVTH16245		SN74ALVTH16245		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V <sub>IK</sub>		V <sub>CC</sub> = 2.3 V, I <sub>I</sub> = -18 mA	-1.2		-1.2		V	
V <sub>OH</sub>		V <sub>CC</sub> = 2.3 V to 2.7 V, I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V	
		V <sub>CC</sub> = 2.3 V, I <sub>OH</sub> = -6 mA	1.8					
					1.8			
V <sub>OL</sub>		V <sub>CC</sub> = 2.3 V to 2.7 V, I <sub>OL</sub> = 100 μA	0.2		0.2		V	
		V <sub>CC</sub> = 2.3 V	I <sub>OL</sub> = 6 mA	0.4				
			I <sub>OL</sub> = 8 mA			0.4		
			I <sub>OL</sub> = 18 mA	0.5				
			I <sub>OL</sub> = 24 mA			0.5		
I <sub>I</sub>		V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±1		±1		μA	
		V <sub>CC</sub> = 0 or 2.7 V, V <sub>I</sub> = 5.5 V	10		10			
A or B ports		V <sub>CC</sub> = 2.7 V	20		20			
			1		1			
			-5		-5			
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V			±100		μA	
I <sub>BHL</sub> ‡		V <sub>CC</sub> = 2.3 V, V <sub>I</sub> = 0.7 V	115		115		μA	
I <sub>BHH</sub> §		V <sub>CC</sub> = 2.3 V, V <sub>I</sub> = 1.7 V	-10		-10		μA	
I <sub>BHLO</sub> ¶		V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = 0 to V <sub>CC</sub>	300		300		μA	
I <sub>BHHO</sub> #		V <sub>CC</sub> = 2.7 V, V <sub>I</sub> = 0 to V <sub>CC</sub>	-300		-300		μA	
I <sub>EX</sub>		V <sub>CC</sub> = 2.3 V, V <sub>O</sub> = 5.5 V	125		125		μA	
I <sub>OZ(PU/PD)</sub> *		V <sub>CC</sub> ≤ 1.2 V, V <sub>O</sub> = 0.5 V to V <sub>CC</sub> , V <sub>I</sub> = GND or V <sub>CC</sub> , $\overline{OE}$ = don't care	±100		±100		μA	
I <sub>CC</sub>		V <sub>CC</sub> = 2.7 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	0.04 0.1		0.04 0.1		mA	
			2.3 4.5		2.3 4.5			
			0.04 0.1		0.04 0.1			
C <sub>i</sub>		V <sub>CC</sub> = 2.5 V, V <sub>I</sub> = 2.5 V or 0	3.5		3.5		pF	
C <sub>io</sub>		V <sub>CC</sub> = 2.5 V, V <sub>O</sub> = 2.5 V or 0	8		8		pF	

† All typical values are at V<sub>CC</sub> = 2.5 V, T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

|| Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

\* High-impedance state during power up or power down

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ALVTH16245, SN74ALVTH16245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES066G – JUNE 1996 – REVISED APRIL 2002

electrical characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALVTH16245		SN74ALVTH16245		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V <sub>IK</sub>	V <sub>CC</sub> = 3 V, I <sub>I</sub> = -18 mA			-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 3 V to 3.6 V, I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2			V	
	V <sub>CC</sub> = 3 V	2		2				
V <sub>OL</sub>	V <sub>CC</sub> = 3 V to 3.6 V, I <sub>OL</sub> = 100 μA	0.2		0.2			V	
	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 16 mA		0.4				
		I <sub>OL</sub> = 24 mA		0.5				
		I <sub>OL</sub> = 32 mA		0.5				
		I <sub>OL</sub> = 48 mA		0.55				
I <sub>OL</sub> = 64 mA		0.55						
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±1		±1		μA	
		V <sub>CC</sub> = 0 or 3.6 V, V <sub>I</sub> = 5.5 V	10		10			
	A or B ports	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 5.5 V	20		20			
		V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub>	1		1			
V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0		-5		-5				
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V			±100		μA		
I <sub>BHL</sub> ‡	V <sub>CC</sub> = 3 V, V <sub>I</sub> = 0.8 V	75		75		μA		
I <sub>BHH</sub> §	V <sub>CC</sub> = 3 V, V <sub>I</sub> = 2 V	-75		-75		μA		
I <sub>BHLO</sub> ¶	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 to V <sub>CC</sub>	500		500		μA		
I <sub>BHHO</sub> #	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 to V <sub>CC</sub>	-500		-500		μA		
I <sub>EX</sub>	V <sub>CC</sub> = 3 V, V <sub>O</sub> = 5.5 V	125		125		μA		
I <sub>OZ</sub> (PU/PD)*	V <sub>CC</sub> ≤ 1.2 V, V <sub>O</sub> = 0.5 V to V <sub>CC</sub> , V <sub>I</sub> = GND or V <sub>CC</sub> , OE = don't care	±100		±100		μA		
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		0.07	0.1	0.07	0.1	mA
		Outputs low		3.2	5	3.2	5	
		Outputs disabled		0.07	0.1	0.07	0.1	
ΔI <sub>CC</sub> □	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	0.2		0.2			mA	
C <sub>i</sub>	V <sub>CC</sub> = 3.3 V, V <sub>I</sub> = 3.3 V or 0	3.5		3.5			pF	
C <sub>io</sub>	V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 3.3 V or 0	8		8			pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

|| Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

\* High-impedance state during power up or power down

□ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# SN54ALVTH16245, SN74ALVTH16245 2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES066G – JUNE 1996 – REVISED APRIL 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 30$  pF,  $V_{CC} = 2.5$  V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16245		SN74ALVTH16245		UNIT
			MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	0.5	3.6	0.5	3.6	ns
$t_{PHL}$			0.5	3.4	0.5	3.4	
$t_{PZH}$	$\overline{OE}$	A or B	1.5	4.9	1.5	4.9	ns
$t_{PZL}$			1	4	1	4	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	4.9	1.5	4.9	ns
$t_{PLZ}$			1	4.2	1	4.2	

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF,  $V_{CC} = 3.3$  V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16245		SN74ALVTH16245		UNIT
			MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	0.5	3.1	0.5	3.1	ns
$t_{PHL}$			0.5	2.9	0.5	2.9	
$t_{PZH}$	$\overline{OE}$	A or B	1	4.2	1	4.2	ns
$t_{PZL}$			1	3.5	1	3.5	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	5.3	1.5	5.3	ns
$t_{PLZ}$			1.5	5	1.5	5	

### skew

$t_{ps}$  (pin or transition skew),  $t_{ps} = |t_{PHL} - t_{PHL}|$

	$V_{CC} = 2.5$ V	$V_{CC} = 3.3$ V	UNIT
	TYP	TYP	
$t_{psmax}$	438	118	ps

$t_{OST} = |t_{p\Phi m} - t_{p\Phi n}|$ , where  $\Phi$  is any edge transition (high to low or low to high) measured between any two outputs (m or n) within any given device (see Note 4)

		$V_{CC} = 2.5$ V	$V_{CC} = 3.3$ V	UNIT
		TYP	TYP	
$t_{OST}$	A-B	227	248	ps
	B-A	223	243	

NOTE 4: One output switching,  $T_A = 25^\circ\text{C}$

$t_{OSHL}/t_{OSLH}$  (common edge skew),  $t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|$  (output skew for low-to-high transitions), and  $t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|$  (output skew for high-to-low transitions) (see Note 4)

		$V_{CC} = 2.5$ V	$V_{CC} = 3.3$ V	UNIT
		TYP	TYP	
$t_{OSLH}$	A-B	210	145	ps
$t_{OSHL}$		243	351	
$t_{OSLH}$	B-A	207	136	ps
$t_{OSHL}$		238	350	

NOTE 4: One output switching,  $T_A = 25^\circ\text{C}$

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ALVTH16245, SN74ALVTH16245**  
**2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**





SCES066G – JUNE 1996 – REVISED APRIL 2002

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
$2.5 \text{ V} \pm 0.2 \text{ V}$	30 pF	500 $\Omega$	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	50 pF	500 $\Omega$	0.3 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

**Figure 1. Load Circuit and Voltage Waveforms**

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265