

SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDAS267A – DECEMBER 1982 – REVISED DECEMBER 1994

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
 - Hold (Store)
 - Shift Right
 - Shift Left
 - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Synchronous Clear
- Applications:
 - Stacked or Push-Down Registers
 - Buffer Storage
 - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These 8-bit universal shift/storage registers feature multiplexed input/output (I/O) ports to achieve full 8-bit data handling in a 20-pin package. Two function-select (S_0 , S_1) inputs and two output-enable ($\overline{OE}1$, $\overline{OE}2$) inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by taking both S_0 and S_1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when the clear ($\overline{CLR}$) input is low. Taking either $\overline{OE}1$ or $\overline{OE}2$ high disables the outputs but has no effect on clearing, shifting, or storing data.

The SN54ALS323 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS323 is characterized for operation from 0°C to 70°C .

SN54ALS323 . . . J PACKAGE
SN74ALS323 . . . DW OR N PACKAGE
(TOP VIEW)



SN54ALS323 . . . FK PACKAGE
(TOP VIEW)




FUNCTION TABLE

MODE	INPUTS								I/O PORTS								OUTPUTS	
	CLR	S1	S0	$\overline{OE1}^\dagger$	$\overline{OE2}^\dagger$	CLK	SL	SR	A/QA	B/QB	C/QC	D/QD	E/QE	F/QF	G/QG	H/QH	QA'	QH'
Clear	L	X	L	L	L	$\uparrow$	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	$\uparrow$	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	$\uparrow$	X	X	X	X	X	X	X	X	X	X	L	L
Hold	H	L	L	L	L	X	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
	H	X	X	L	L	L	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
Shift Right	H	L	H	L	L	$\uparrow$	X	H	H	QA _n	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	H	QG _n
	H	L	H	L	L	$\uparrow$	X	L	L	QA _n	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	L	QG _n
Shift Left	H	H	L	L	L	$\uparrow$	H	X	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	QH _n	H	QB _n	H
	H	H	L	L	L	$\uparrow$	L	X	QB _n	QC _n	QD _n	QE _n	QF _n	QG _n	QH _n	L	QB _n	L
Load	H	H	H	X	X	$\uparrow$	X	X	a	b	c	d	e	f	g	h	a	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

† When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

logic symbol ‡ 

‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDAS267A – DECEMBER 1982 – REVISED DECEMBER 1994

The logic diagram of the 74ALS164 8-bit shift register shows the internal structure. It includes a clear input (CLR, pin 9) that is inverted and ANDed with the shift right serial input (SR, pin 11) to reset the register. The shift right serial input (SR, pin 11) is also the output of a 4-to-1 multiplexer. The shift left serial input (SL, pin 18) is the input to another 4-to-1 multiplexer. The clock input (CLK, pin 12) is inverted and connected to the clock inputs of two D-type flip-flops. The outputs of the flip-flops are QA' (pin 8) and QH' (pin 17). The outputs A/QA (pin 7) and H/QH (pin 16) are the outputs of the flip-flops. The diagram also shows the internal logic for the shift register, including the shift right and shift left serial inputs, and the shift right and shift left serial outputs.

SN54ALS323, SN74ALS323

8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDAS267A – DECEMBER 1982 – REVISED DECEMBER 1994

recommended operating conditions

			SN54ALS323			SN74ALS323			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX			
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V		
V _{IH}	High-level input voltage		2			2			V		
V _{IL}	Low-level input voltage		0.7			0.8			V		
I _{OH}	High-level output current	Q _A ' or Q _H '	−0.4			−0.4			mA		
		Q _A thru Q _H	−1			−2.6					
I _{OL}	Low-level output current	Q _A ' or Q _H '	4			8			mA		
		Q _A thru Q _H	12			24					
T _A	Operating free-air temperature		−55			125			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS323			SN74ALS323			UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}		V _{CC} = 4.5 V,	I _I = –18 mA			–1.5			–1.5	V
V _{OH}	Any output	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = –0.4 mA	V _{CC} – 2			V _{CC} – 2			V
	Q _A thru Q _H	V _{CC} = 4.5 V	I _{OH} = –1 mA	2.4	3.3					
			I _{OH} = –2.6 mA				2.4	3.2		
V _{OL}	Q _{A'} or Q _{H'}	V _{CC} = 4.5 V	I _{OL} = 4 mA	0.25	0.4		0.25	0.4		V
			I _{OL} = 8 mA				0.35	0.5		
	Q _A thru Q _H	V _{CC} = 4.5 V	I _{OL} = 12 mA	0.25	0.4		0.25	0.4		
			I _{OL} = 24 mA				0.35	0.5		
I _I	A thru H	V _{CC} = 5.5 V	V _I = 5.5 V			0.1			0.1	mA
	Any others		V _I = 7 V			0.1			0.1	
I _{IH} [‡]		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
I _{IL} [‡]	S0, S1, SR, SL	V _{CC} = 5.5 V,	V _I = 0.4 V			–0.2			–0.2	mA
	Any others					–0.1			–0.1	
I _{OS} [§]	Q _{A'} or Q _{H'}	V _{CC} = 5.5 V,	V _O = 2.25 V	–15		–70	–15		–70	mA
	Q _A thru Q _H			–20		–112	–30		–112	
I _{CC}		V _{CC} = 5.5 V	Outputs high	15	28		15	28		mA
			Outputs low	22	38		22	38		
			Outputs disabled	23	40		23	40		

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ALS323, SN74ALS323
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDAS267A – DECEMBER 1982 – REVISED DECEMBER 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN54ALS323		SN74ALS323		UNIT
				MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency (at 50% duty cycle)			0	17	0	17	MHz
t _w	Pulse duration		CLK high or low		22		16.5	ns
t _{su}	Setup time before CLK↑		S0 or S1		25		20	ns
			Serial or parallel data	High	18		16	
				Low	15		6	
			$\overline{\text{CLR}}$ active		25		20	
	Inactive-state setup time before CLK↑†		$\overline{\text{CLR}}$		18		16	
t _h	Hold time after CLK↑		S0 or S1		0		0	ns
			Serial or parallel data		0		0	

† Inactive-state setup time is also referred to as recovery time.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX‡				UNIT
			SN54ALS323		SN74ALS323		
			MIN	MAX	MIN	MAX	
fmax			17		17		MHz
tPLH	CLK	QA thru QH	2	19	4	13	ns
tPHL			4	25	7	19	
tPLH	CLK	QA' or QH'	2	21	5	15	ns
tPHL			4	25	8	18	
tPZH	OE1, OE2	QA thru QH	5	22	6	16	ns
tPZL			6	27	8	22	
tPZH	S0, S1	QA thru QH	5	27	7	17	ns
tPZL			6	27	8	22	
tPHZ	OE1, OE2	QA thru QH	1	15	1	8	ns
tPLZ			4	38	5	15	
tPHZ	S0, S1	QA thru QH	1	16	1	12	ns
tPLZ			4	34	8	25	

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN54ALS323, SN74ALS323


8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDAS267A – DECEMBER 1982 – REVISED DECEMBER 1994

PARAMETER MEASUREMENT INFORMATION

SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \leq 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.