

PIC18FXX2 Rev. B3/B4 Silicon/Data Sheet Errata

The PIC18FXX2 parts you have received conform functionally to the Device Data Sheet (DS39564B), except for the anomalies described below.

All the problems listed here will be addressed in future revisions of the PIC18FXX2 silicon.

1. Module: Program Memory

Data corruption may occur during a table write operation if a peripheral interrupt also occurs. This happens only when the interrupt enable bit (PIE or INTCON register) for the corresponding interrupt has also been set.

Work around

Before executing any table write instructions, disable ALL peripheral interrupts. This is best done by clearing all interrupt enable bits in the three Interrupt Control registers (INTCON, INTCON2 and INTCON3) and both Peripheral Interrupt Enable registers (PIE1 and PIE2). After the table write is complete, restore all INTCON and PIE registers to their pre-instruction state.

Date Codes that pertain to this issue:

All engineering and production devices.

2. Module: Data EEPROM

When reading the data EEPROM, the contents of the EEDATA register may become corrupted in the second instruction cycle after the RD bit (EECON1<0>) is set. The actual contents of the EEPROM remains unaffected.

Work around

To ensure the integrity of the contents of EEDATA, the register must be read in the instruction immediately following the setting of the RD bit. Use the MOVF or MOVFF instructions to do this (see Example 1).

Additionally, all interrupts must be disabled prior to the read instruction sequence. Interruptions of the sequence may have the same result of altering the contents of EEDATA.

EXAMPLE 1: SUGGESTED SEQUENCE FOR READING EEDATA

```

:
:
BCF   INTCON,GIEH ;disable interrupts
                        ;if using interrupts
BSF   EECON1,RD   ;start the read operation
MOVF  EEDATA,W    ;move the data out of
                        ;EEDATA
BSF   INTCON,GIEH ;enable interrupts
                        ;if using interrupts
:
:

```

Date Codes that pertain to this issue:

All engineering and production devices.

3. Module: Interrupts

Under certain conditions, the use of dual priority interrupts may cause a program instruction to be skipped entirely. This has only been observed when both of the following apply:

- Both high and low interrupts are enabled, and
- A high priority asynchronous interrupt occurs in the following cycle after any low priority interrupt.

The event causes the stack to get pushed twice and will eventually result in an overflow.

Work around

Two possible solutions are presented. Other solutions may exist.

1. Enable only high priority interrupts for all sources, both synchronous and asynchronous.
2. If it is necessary to use both high and low interrupt priorities:
 - Assign asynchronous interrupts as low priority only.

Note: This does not apply to the INT0 (external) interrupt as it is always configured as a high priority interrupt.

- Assign synchronous interrupts to both high and low priority, as needed.

Date Codes that pertain to this issue:

All engineering and production devices.

PIC18FXX2

4. Module: Core (Program Memory Space)

Performing table read operations above the user program memory space (addresses over 1FFFFFFh) may yield erroneous results at the extreme low end of the device's rated temperature range (-40°C).

This applies specifically to addresses above 1FFFFFFh, including the user ID locations (200000h - 200007h), the configuration bytes (300000h - 30000Dh), and the device ID locations (3FFFFFFEh and 3FFFFFFFh). User program memory is unaffected.

Work around

Three possible work arounds are presented. Other solutions may exist.

1. Do not perform table read operations on areas above the user memory space at -40°C.
2. Insert NOP instructions (specifically, literal FFFFh) around any table read instructions. The suggested optimal number is 4 instructions before and 8 instructions after each table read. This may vary depending upon the particular application, and should be optimized by the user.

Date Codes that pertain to this issue:

All engineering and production devices.

5. Module: Core (Program Memory Space)

Note: This issue applies **only** to PIC18F252 and PIC18F452 devices with 32K words of FLASH program memory. PIC18F242 and PIC18F442 devices are **not** affected.

Under certain conditions, the execution of a table read instruction may yield erroneous results. This has been observed when a table read instruction and its read destination, as indicated by the Table Pointer registers, are on opposite sides of the 4000h program memory address boundary.

This behavior has not been observed when the instruction and its target both occur strictly within the same half of the program memory space.

Work around

Insert a data word of value FFFFh immediately following any table read instruction. This behaves as a NOP instruction when executed. Using the actual NOP instruction instead of a literal FFFFh may not have the same results.

This is a recommended solution. Others may exist.

Date Codes that pertain to this issue:

All engineering samples and devices with date codes up to and including 0252 (Year 2002, Work Week 52).

6. Module: Core (Program Memory Space)

Note: This issue applies **only** to PIC18F252 and PIC18F452 devices with 32K words of FLASH program memory. PIC18F242 and PIC18F442 devices are **not** affected.

Under certain conditions, the execution of some control operations may yield unexpected results. This has been observed when any of the following instructions vector code execution across the 4000h program memory address boundary:

- CALL
- GOTO
- RETURN
- RETLW
- RETFIE

In addition, unexpected operation may result when an interrupt causes the device to jump across the 4000h boundary to the appropriate interrupt vector.

There are no known issues related to any of these instructions when execution occurs strictly above or below the 4000h address boundary.

Work around

Three possible solutions are presented. Others may exist. It is recommended to implement any one, or any combination of the three, as needed.

1. Insert a data word of value FFFFh as the first instruction in the destination of a CALL or GOTO.
2. Insert a data word of FFFFh at the interrupt vector address(es) (0008h and/or 0018h).
3. Insert a data word of value FFFFh immediately following any RETURN, RETLW, or RETFIE instruction.

In each of these instances, the literal data behaves as a NOP instruction when executed. Using the actual NOP instruction instead of a literal FFFFh may not have the same results.

Date Codes that pertain to this issue:

All engineering samples and devices with date codes up to and including 0252 (Year 2002, Work Week 52).

7. Module: Data EEPROM

When reading the data EEPROM, the contents of the EEDATA register may be corrupted if the RD bit (EECON1<0>) is set immediately following a write to the address byte (EEADR). The actual contents of the data EEPROM remain unaffected.

Work around

Do not set EEADR immediately before the execution of a read. Write to EEADR at least one instruction cycle before setting the RD bit. The instruction between the write to EEADR and the read can be any valid instruction including a NOP.

Date Codes that pertain to this issue:

All engineering and production devices.

8. Module: MSSP (All I²C and SPI Modes)

The Buffer Full (BF) flag bit of the SSPSTAT register (SSPSTAT<0>) may be inadvertently cleared even when the SSPBUF register has not been read. This will occur only when the following two conditions occur simultaneously:

- The four Least Significant bits of the BSR register are equal to 0Fh (BSR<3:0> = 1111) and
- Any instruction that contains C9h in its 8 Least Significant bits (i.e., register file addresses, literal data, address offsets, etc.) is executed.

Work around

All work arounds will involve setting the contents of BSR<3:0> to some value other than 0Fh.

In addition to those proposed below, other solutions may exist.

1. When developing or modifying code, keep these guidelines in mind:
 - Assign 12-bit addresses to all variables. This allows the assembler to know when Access Banking can be used.
 - Do not set the BSR to point to Bank 15 (BSR = 0Fh).
 - Allow the assembler to manipulate the access bit present in most instructions. Accessing the SFRs in Bank 15 will be done through the Access Bank. Continue to use the BSR to select all GPR Banks.
2. If accessing a part of Bank 15 is required and the use of Access Banking is not possible, consider using indirect addressing.
3. If pointing the BSR to Bank 15 is unavoidable, review the absolute file listing. Verify that no instructions contain C9h in the 8 Least Significant bits while the BSR points to Bank 15 (BSR = 0Fh).

Date Codes that pertain to this issue:

All engineering and production devices.

9. Module: MSSP (SPI, Slave Mode)

In its current implementation, the \overline{SS} (Slave Select) control signal generated by an external master processor may not be successfully recognized by the PIC[®] microcontroller operating in Slave Select mode (SSPM3:SSPM0 = 0100). In particular, it has been observed that faster transitions (those with shorter fall-times) are more likely to be missed than than slower transitions.

Work around

Insert a series resistor between the source of the \overline{SS} signal and the corresponding \overline{SS} input line of the microcontroller. The value of the resistor is dependent on both the application system's characteristics and process variations between microcontrollers. Experimentation and thorough testing is encouraged.

This is a recommended solution. Others may exist.

Date Codes that pertain to this issue:

All engineering and production devices.

10. Module: Core (Instruction Set)

The Decimal Adjust W register instruction, DAW, may improperly clear the CARRY bit (STATUS<0>) when executed.

Work around

Test the CARRY bit state before executing the DAW instruction. If the CARRY bit is set, increment the next higher byte to be added using an instruction such as INCFSZ (this instruction does not affect any STATUS flags, and will not overflow a BCD nibble). After the DAW instruction has been executed, process the CARRY bit normally (see Example 2).

EXAMPLE 2: PROCESSING THE CARRY BIT DURING BCD ADDITIONS

```

MOVLW  0x80      ; .80 (BCD)
ADDLW  0x80      ; .80 (BCD)

BTFSC  STATUS,C  ; test C
INCFSZ byte2    ; inc next higher LSB
DAW

BTFSC  STATUS,C  ; test C
INCFSZ byte2    ; inc next higher LSB

This is repeated for each DAW instruction.
    
```

PIC18FXX2

11. Module: Timer1 Oscillator

After the system clock source for the microcontroller is switched from the primary oscillator to the Timer1 oscillator, an increase in system current consumption may occur.

Work around

None

Date Codes that pertain to this issue:

All engineering and production devices.

Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS39564B), the following clarifications and corrections should be noted.

1. Module: DC Characteristics

Some of the maximum values for parameters D022A and D022B shown in Section 22.1 (“DC Characteristics”) of the Device Data Sheet have changed (modified text in bold):

22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial)

PIC18LFXX2 (Industrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial					
PIC18FXX2 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended					
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
Module Differential Current							
D022A	ΔI_{BOR}	Brown-out Reset PIC18LFXX2	—	29	40	μA	$V_{DD} = 2.0\text{V}, +25^{\circ}\text{C}$
			—	29	45	μA	$V_{DD} = 2.0\text{V}, -40^{\circ}\text{C to } +85^{\circ}\text{C}$
			—	33	50	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C to } +85^{\circ}\text{C}$
D022A		Brown-out Reset PIC18FXX2	—	36	45	μA	$V_{DD} = 4.2\text{V}, +25^{\circ}\text{C}$
			—	36	50	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C to } +85^{\circ}\text{C}$
			—	36	65	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C to } +125^{\circ}\text{C}$
D022B	ΔI_{LVD}	Low Voltage Detect PIC18LFXX2	—	29	40	μA	$V_{DD} = 2.0\text{V}, +25^{\circ}\text{C}$
			—	29	45	μA	$V_{DD} = 2.0\text{V}, -40^{\circ}\text{C to } +85^{\circ}\text{C}$
			—	33	50	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C to } +85^{\circ}\text{C}$
D022B		Low Voltage Detect PIC18FXX2	—	33	45	μA	$V_{DD} = 4.2\text{V}, +25^{\circ}\text{C}$
			—	33	50	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C to } +85^{\circ}\text{C}$
			—	33	65	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C to } +125^{\circ}\text{C}$

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which V_{DD} can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all I_{DD} measurements in active Operation mode are:

$\text{OSC1} = \text{external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to } V_{DD}$

$\text{MCLR} = V_{DD}$; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} or V_{SS} , and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).

4: For RC osc configuration, current through R_{EXT} is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{EXT}$ (mA) with R_{EXT} in $k\Omega$.

PIC18FXX2

2. Module: Packaging (Pinout and Product Identification)

PIC18F442 and PICF452 devices are now offered in 44-pin, near chip-scale micro lead frame packages (commonly known as “QFN”). This packaging type has been added to the product line since the latest revision of the Device Data Sheet.

The addition of this option requires the following additions to the Device Data Sheet (DS39564B). The referenced figures and tables follow this text.

1. The “Pin Diagrams” on pages 2-3 of the Data Sheet are amended with the addition of the 44-pin QFN pinout, shown in Figure 1.
2. Table 1-3 of Section 1.0 (“Overview”) is replaced with an updated version which adds a column for QFN pin assignments. A row is also added for previously unlisted NC pins. All new information is indicated in **bold**.

3. Section 24.1 (“Package Marking Information”) is amended to include a marking template and example for 44-pin QFN devices. These are shown in Figure 2.
4. Section 24.2 (“Package Details”) is amended to include the mechanical drawings of the 44-pin QFN package and its solder mask diagram, following the existing drawings. These are shown in Figure 3 and Figure 4, respectively.
5. In the “Device# Product Identification System” (page 329), the “Package” options are amended to include the new line item:

ML = QFN

For the sake of completeness, it is also noted that the package designation “MLF” is now replaced by “QFN” in all occurrences throughout the Device Data Sheet. “MLF” should be considered an obsoleted term.

FIGURE 1: PINOUT DIAGRAM FOR DEVICE#, 44-PIN QFN PACKAGE




FIGURE 2: PACKAGE MARKING TEMPLATE FOR DEVICE#, 44-PIN QFN



TABLE 1-3: PIC18F4X2 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number				Pin Type	Buffer Type	Description
	DIP	PLCC	QFN	TQFP			
MCLR/VPP	1	2	18	18			Master Clear (input) or high voltage ICSP programming enable pin. Master Clear (Reset) input. This pin is an active low RESET to the device. High voltage ICSP programming enable pin.
MCLR					I	ST	
VPP					I	ST	
NC	—		32		—	—	These pins should be left unconnected.
OSC1/CLKI OSC1	13	14	33	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
CLKI					I	CMOS	
OSC2/CLKO/RA6 OSC2	14	15		31	O	—	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General Purpose I/O pin.
CLKO					O	—	
RA6					I/O	TTL	
RA0/AN0 RA0 AN0	2	3	19	19	I/O I	TTL Analog	PORTA is a bi-directional I/O port. Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	4	20	20	I/O I	TTL Analog	
RA2/AN2/VREF- RA2 AN2 VREF-	4	5	21	21	I/O I I	TTL Analog Analog	
RA3/AN3/VREF+ RA3 AN3 VREF+	5	6	22	22	I/O I I	TTL Analog Analog	
RA4/T0CKI RA4 T0CKI	6	7	23	23	I/O I	ST/OD ST	
RA5/AN4/SS/LVDIN RA5 AN4 SS LVDIN	7	8	24	24	I/O I I I	TTL Analog ST Analog	
RA6							

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 O = Output
 OD = Open Drain (no P diode to VDD)

CMOS = CMOS compatible input or output
 I = Input
 P = Power

PIC18FXX2

TABLE 1-3: PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number				Pin Type	Buffer Type	Description
	DIP	PLCC	QFN	TQFP			
RB0/INT0 RB0 INT0	33	36	9	8	I/O I	TTL ST	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. Digital I/O. External Interrupt 0.
RB1/INT1 RB1 INT1	34	37	10	9	I/O I	TTL ST	Digital I/O. External Interrupt 1.
RB2/INT2 RB2 INT2	35	38	11	10	I/O I	TTL ST	Digital I/O. External Interrupt 2.
RB3/CCP2 RB3 CCP2	36	39	12	11	I/O I/O	TTL ST	Digital I/O. Capture2 input, Compare2 output, PWM2 output.
RB4	37	41	14	14	I/O	TTL	Digital I/O. Interrupt-on-change pin.
RB5/PGM RB5 PGM	38	42	15	15	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. Low Voltage ICSP programming enable pin.
RB6/PGC RB6 PGC	39	43	16	16	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/PGD RB7 PGD	40	44	17	17	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 O = Output
 OD = Open Drain (no P diode to VDD)

CMOS = CMOS compatible input or output
 I = Input
 P = Power

TABLE 1-3: PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number				Pin Type	Buffer Type	Description
	DIP	PLCC	QFN	TQFP			
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	15	16	34	32	I/O O I	ST — ST	PORTC is a bi-directional I/O port. Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2	16	18	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2 CCP1	17	19	36	36	I/O I/O	ST ST	Digital I/O. Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	18	20	37	37	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
RC4/SDI/SDA RC4 SDI SDA	23	25	42	42	I/O I I/O	ST ST ST	Digital I/O. SPI Data In. I ² C Data I/O.
RC5/SDO RC5 SDO	24	26	43	43	I/O O	ST —	Digital I/O. SPI Data Out.
RC6/TX/CK RC6 TX CK	25	27	44	44	I/O O I/O	ST — ST	Digital I/O. USART Asynchronous Transmit. USART Synchronous Clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	26	29	1	1	I/O I I/O	ST ST ST	Digital I/O. USART Asynchronous Receive. USART Synchronous Data (see related TX/CK).

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 O = Output
 OD = Open Drain (no P diode to VDD)

CMOS = CMOS compatible input or output
 I = Input
 P = Power

PIC18FXX2

TABLE 1-3: PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)


Pin Name	Pin Number				Pin Type	Buffer Type	Description
	DIP	PLCC	QFN	TQFP			
RD0/PSP0	19	21	38	38	I/O	ST TTL	PORTD is a bi-directional I/O port, or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled. Digital I/O. Parallel Slave Port Data.
RD1/PSP1	20	22	39	39	I/O	ST TTL	
RD2/PSP2	21	23	40	40	I/O	ST TTL	
RD3/PSP3	22	24	41	41	I/O	ST TTL	
RD4/PSP4	27	30	2	2	I/O	ST TTL	
RD5/PSP5	28	31	3	3	I/O	ST TTL	
RD6/PSP6	29	32	4	4	I/O	ST TTL	
RD7/PSP7	30	33	5	5	I/O	ST TTL	
RE0/ $\overline{\text{RD}}$ /AN5 RE0 $\overline{\text{RD}}$ AN5	8	9	25	25	I/O	ST TTL Analog	PORTE is a bi-directional I/O port. Digital I/O. Read control for parallel slave port (see also $\overline{\text{WR}}$ and $\overline{\text{CS}}$ pins). Analog input 5.
RE1/ $\overline{\text{WR}}$ /AN6 RE1 $\overline{\text{WR}}$ AN6	9	10	26	26	I/O	ST TTL Analog	
RE2/ $\overline{\text{CS}}$ /AN7 RE2 $\overline{\text{CS}}$ AN7	10	11	27	27	I/O	ST TTL Analog	
VSS	12, 31	13, 34	6, 30, 31	6, 29	P	—	Ground reference for logic and I/O pins.
VDD	11, 32	12, 35	7, 8, 28, 29	7, 28	P	—	Positive supply for logic and I/O pins.
NC	—	1, 17, 28	13	12, 13, 33, 34	—	—	These pins are not internally connected. They should be left unconnected.

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 O = Output
 OD = Open Drain (no P diode to VDD)

CMOS = CMOS compatible input or output
 I = Input
 P = Power

FIGURE 3: 44-PIN QFN PACKAGE (DRAWING 1, PACKAGING)

44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)



Dimension Limits	Units	INCHES			MILLIMETERS*		
		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	P		.026 BSC			0.65 BSC	
Overall Height	A	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0	0.02	0.05
Base Thickness	A3		.010 REF			0.25 REF	
Overall Width	E		.315 BSC			8.00 BSC	
Exposed Pad Width	E2	.262	.268	.274	6.65	6.80	6.95
Overall Length	D		.315 BSC			8.00 BSC	
Exposed Pad Length	D2	.262	.268	.274	6.65	6.80	6.95
Lead Width	B	.012	.013	.013	0.30	0.33	0.35
Lead Length	L	.014	.016	.018	0.35	0.40	0.45

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


JEDEC equivalent: M0-220

Drawing No. C04-103

PIC18FX2

FIGURE 4: 44-PIN QFN PACKAGE (DRAWING 2, SOLDER MASK)

**44-Lead Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)
Land Pattern and Solder Mask**



Dimension Limits	Units	INCHES			MILLIMETERS*		
		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	P	.026 BSC			0.65 BSC		
Pad Width	B	---	---	---	---	---	---
Pad Length	L	---	---	---	---	---	---
Pad to Solder Mask	M	.005	---	.006	0.13	---	0.15

*Controlling Parameter

Drawing No. C04-2103

REVISION HISTORY

Rev A Document (4/2002)

First revision of this document, silicon issues 1 (Program Memory) and 2 (Data EEPROM) and data sheet issues 1 (Interrupts), 2 and 3 (USART) and 4 (Program Memory).

Rev B Document (7/2002)

Added silicon issues 3 and 4 (Interrupts and Core - Program Memory Space).

Rev C Document (10/2002)

All data sheet issues were removed. Added silicon issues 5, 6 and 7 (Core - Program Memory Space and Data EEPROM).

Rev D Document (1/2003)

Updated date code information for silicon issues 5 and 6 (Core - Program Memory Space), and added data sheet issue 1 (DC Characteristics). Rev. B4 Silicon was included along with Rev. B3 Silicon in this document revision.

Rev E Document (3/2003)

Updated silicon issue 6 (Core - Program Memory Space). Added silicon issues 8, 9 and 10 (MSSP and Core - Instruction Set) and data sheet clarification 2 (Packaging - Pinout and Product Identification).

Rev F Document (7/2003)

Added silicon issue 11 (Timer1 Oscillator).

PIC18FXX2

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.


Accuron, Application Maestro, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rLAB, rPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Atlanta

3780 Mansell Road, Suite 130
Alpharetta, GA 30022
Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, IN 46902
Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Marketing Support Division
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401-2402, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1812, 18/F, Building A, United Plaza
No. 5022 Binhe Road, Futian District
Shenzhen 518033, China
Tel: 86-755-82901380 Fax: 86-755-8295-1393

China - Qingdao

Rm. B505A, Fullhope Plaza,
No. 12 Hong Kong Central Rd.
Qingdao 266071, China
Tel: 86-532-5027355 Fax: 86-532-5027205

India

Microchip Technology Inc.
India Liaison Office
Marketing Support Division
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology (Barbados) Inc.,
Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH
Durisolstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

Denmark

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 45-4420-9895 Fax: 45-4420-9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH
Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy

Microchip Technology SRL
Via Quasimodo, 12
20025 Legnano (MI)
Milan, Italy
Tel: 39-0331-742611 Fax: 39-0331-466781

United Kingdom

Microchip Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/30/03