# Continuous-Time Latch Family 

## Features and Benefits

- Continuous-time operation
- Fast power-on time
- Low noise
- Stable operation over full operating temperature range
- Reverse battery protection
- Solid-state reliability
- Factory-programmed at end-of-line for optimum performance
- Robust EMC performance
- High ESD rating
- Regulator stability without a bypass capacitor


## Packages: 3 pin SOT23W (suffix LH), and 3 pin SIP (suffix UA)



Not to scale

## Description

The Allegro ${ }^{\circledR}$ A1210-A1214 Hall-effect latches are next generation replacements for the popular Allegro 317x and 318x lines of latching switches. The A121x family, produced with BiCMOS technology, consists of devices that feature fast power-on time and low-noise operation. Device programming is performed after packaging, to ensure increased switchpoint accuracy by eliminating offsets that can be induced by package stress. Unique Hall element geometries and low-offset amplifiers help to minimize noise and to reduce the residual offset voltage normally caused by device overmolding, temperature excursions, and thermal stress.

The A1210-A1214 Hall-effect latches include the following on a single silicon chip: voltage regulator, Hall-voltage generator, small-signal amplifier, Schmitt trigger, and NMOS output transistor. The integrated voltage regulator permits operation from 3.8 to 24 V . The extensive on-board protection circuitry makes possible a $\pm 30 \mathrm{~V}$ absolute maximum voltage rating for superior protection in automotive and industrial motor commutation applications, without adding external components. All devices in the family are identical except for magnetic switchpoint levels.
The small geometries of the BiCMOS process allow these devices to be provided in ultrasmall packages. The package styles available provide magnetically optimized solutions for most applications. Package LH is an SOT23W, a miniature low-profile surface-mount package, while package UA is a three-lead ultramini SIP for through-hole mounting. Each package is lead $(\mathrm{Pb})$ free, with $100 \%$ matte tin plated leadframes.

Functional Block Diagram


## Selection Guide

| Part Number | Packing* | Mounting | Ambient, $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{B}_{\mathrm{RP}}$ (Min) | $\mathrm{B}_{\mathrm{OP}}$ (Max) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A1210ELHLT-T | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -150 | 150 |
| A1210LLHLT-T | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |  |
| A1210LUA-T | Bulk, 500 pieces/bag | 3-pin SIP through hole |  |  |  |
| A1211LUA-T | Bulk, 500 pieces/bag | 3-pin SIP through hole | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | -180 | 180 |
| A1212LLHLT-T | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |  |
| A1212LUA-T | Bulk, 500 pieces/bag | 3-pin SIP through hole |  |  |  |
| A1213LLHLT-T | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | -200 | 200 |
| A1213LUA-T | Bulk, 500 pieces/bag | 3-pin SIP through hole |  |  |  |
| A1214LLHLT-T | 7-in. reel, 3000 pieces/reel | 3-pin SOT23W surface mount | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | -300 | 300 |
| A1214LUA-T | Bulk, 500 pieces/bag | 3-pin SIP through hole |  |  |  |

*Contact Allegro for additional packing options.

Absolute Maximum Ratings

| Characteristic | Symbol |  | Notes | Rating |
| :--- | :---: | :--- | :---: | :---: |
| Unit |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 30 | V |
| Reverse Supply Voltage | $\mathrm{V}_{\mathrm{RCC}}$ |  | -30 | V |
| Output Off Voltage | $\mathrm{V}_{\mathrm{OUT}}$ |  | 30 | V |
| Reverse Output Voltage | $\mathrm{V}_{\text {ROUT }}$ |  | -0.5 | V |
| Output Current | $\mathrm{I}_{\text {OUTSINK }}$ |  | 25 | mA |
| Magnetic Flux Density | B | $1 \mathrm{G}=0.1 \mathrm{mT}$ (millitesla) | Unlimited | G |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | Range E | -40 to 85 |
|  | Range L | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}(\max )$ |  | 165 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to 170 | ${ }^{\circ} \mathrm{C}$ |

## Pin-out Diagrams

Package LH, 3-pin Surface Mount


Package UA, 3-pin SIP


Terminal List

| Name | Description | Number |  |
| :---: | :--- | :---: | :---: |
|  |  | Package LH |  | Package UA

OPERATING CHARACTERISTICS over full operating voltage and ambient temperature ranges, unless otherwise noted

| Characteristic | Symbol | Test Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Characteristics |  |  |  |  |  |  |  |
| Supply Voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{Cc}}$ | Operating, $\mathrm{T}_{\mathrm{J}}<165^{\circ} \mathrm{C}$ |  | 3.8 | - | 24 | V |
| Output Leakage Current | $\mathrm{l}_{\text {OUtoff }}$ | $\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}, \mathrm{~B}<\mathrm{B}_{\mathrm{RP}}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| Output On Voltage | $\mathrm{V}_{\text {OUT(SAT) }}$ | $\mathrm{l}_{\text {OUT }}=20 \mathrm{~mA}, \mathrm{~B}>\mathrm{B}_{\text {OP }}$ |  | - | 215 | 400 | mV |
| Power-On Time ${ }^{2}$ | $\mathrm{t}_{\mathrm{PO}}$ | Slew rate $\left(\mathrm{dV} \mathrm{V}_{\mathrm{CC}} / \mathrm{dt}\right)<2.5 \mathrm{~V} / \mu \mathrm{s}, \mathrm{B}>\mathrm{B}_{\mathrm{OP}}+5 \mathrm{G}$ or $B<B_{R P}-5 G$ |  | - | - | 4 | $\mu \mathrm{s}$ |
| Output Rise Time ${ }^{3}$ | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=820 \Omega, \mathrm{C}_{\mathrm{S}}=12 \mathrm{pF}$ |  | - | - | 400 | ns |
| Output Fall Time ${ }^{3}$ | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=820 \Omega, \mathrm{C}_{\mathrm{S}}=12 \mathrm{pF}$ |  | - | - | 400 | ns |
| Supply Current | $\mathrm{I}_{\text {CCON }}$ | $\mathrm{B}>\mathrm{B}_{\mathrm{OP}}$ |  | - | 4.1 | 7.5 | mA |
|  | $\mathrm{I}_{\text {CCOFF }}$ | $\mathrm{B}<\mathrm{B}_{\mathrm{RP}}$ |  | - | 3.8 | 7.5 | mA |
| Reverse Battery Current | $\mathrm{I}_{\text {RCC }}$ | $\mathrm{V}_{\mathrm{RCC}}=-30 \mathrm{~V}$ |  | - | - | -10 | mA |
| Supply Zener Clamp Voltage | $\mathrm{V}_{\mathrm{Z}}$ | $\mathrm{I}_{\mathrm{CC}}=10.5 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 32 | - | - | $\checkmark$ |
| Supply Zener Current ${ }^{4}$ | $\mathrm{I}_{\mathrm{z}}$ | $\mathrm{V}_{\mathrm{Z}}=32 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - | - | 10.5 | mA |
| Magnetic Characteristics ${ }^{5}$ |  |  |  |  |  |  |  |
| Operate Point | $\mathrm{B}_{\mathrm{OP}}$ | A1210 | South pole adjacent to branded face of device | 25 | 78 | 150 | G |
|  |  | A1211 |  | 15 | 87 | 180 | G |
|  |  | A1212 |  | 50 | 107 | 175 | G |
|  |  | A1213 |  | 80 | - | 200 | G |
|  |  | A1214 |  | 140 | - | 300 | G |
| Release Point | $\mathrm{B}_{\mathrm{RP}}$ | A1210 | North pole adjacent to branded face of device | -150 | -78 | -25 | G |
|  |  | A1211 |  | -180 | -95 | -15 | G |
|  |  | A1212 |  | -175 | -117 | -50 | G |
|  |  | A1213 |  | -200 | - | -80 | G |
|  |  | A1214 |  | -300 | - | -140 | G |
| Hysteresis | $\mathrm{B}_{\mathrm{HYS}}$ | A1210 | $\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}$ | 50 | 155 | - | G |
|  |  | A1211 |  | 80 | 180 | - | G |
|  |  | A1212 |  | 100 | 225 | 350 | G |
|  |  | A1213 |  | 160 | - | 400 | G |
|  |  | A1214 |  | 280 | - | 600 | G |

[^0]
## DEVICE QUALIFICATION PROGRAM

Contact Allegro for information.

EMC (Electromagnetic Compatibility) REQUIREMENTS
Contact Allegro for information.

THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information

| Characteristic | Symbol | Test Conditions | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| Package Thermal Resistance | $\mathrm{R}_{\theta \mathrm{JA}}$ | Package LH, on single layer, single-sided PCB with copper limited to solder pads | 228 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Package LH, on single layer, double-sided PCB with 0.926 in ${ }^{2}$ copper area | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Package UA on single layer, single-sided PCB with copper limited to splyder pads | 165 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



Power Dissipation versus Ambient Temperature


## Characteristic Data



Supply Current (Off) versus Ambient Temperature
(A1210/11/12/13/14)


Output Voltage (On) versus Ambient Temperature
(A1210/11/12/13/14)









Release Point versus Supply Voltage
(A1210)


Hysteresis versus Supply Voltage
(A1210)








# Functional Description 

## OPERATION

The output of these devices switches low (turns on) when a magnetic field perpendicular to the Hall element exceeds the operate point threshold, $\mathrm{B}_{\mathrm{OP}}$. After turn-on, the output is capable of sinking 25 mA and the output voltage is $\mathrm{V}_{\text {OUT(SAT) }}$. Notice that the device latches; that is, a south pole of sufficient strength towards the branded surface of the device turns the device on, and the device remains on with removal of the south pole. When the magnetic field is reduced below the release point, $\mathrm{B}_{\mathrm{RP}}$, the device output goes high (turns off). The difference in the magnetic operate and release points is the hysteresis, $\mathrm{B}_{\text {hys }}$, of the device. This built-in hysteresis allows clean switching of the output, even in the presence of external mechanical vibration and electrical noise.

Powering-on the device in the hysteresis range, less than $\mathrm{B}_{\mathrm{OP}}$ and higher than $\mathrm{B}_{\mathrm{RP}}$, allows an indeterminate output state. The correct state is attained after the first excursion beyond $\mathrm{B}_{\mathrm{OP}}$ or $\mathrm{B}_{\mathrm{RP}}$.

## CONTINUOUS-TIME BENEFITS

Continuous-time devices, such as the A121x family, offer the fastest available power-on settling time and frequency response.

Due to offsets generated during the IC packaging process, continuous-time devices typically require programming after packaging to tighten magnetic parameter distributions. In contrast, chopper-stabilized switches employ an offset cancellation technique on the chip that eliminates these offsets without the need for after-packaging programming. The tradeoff is a longer settling time and reduced frequency response as a result of the chopper-stabilization offset cancellation algorithm.

The choice between continuous-time and chopper-stabilized designs is solely determined by the application. Battery management is an example where continuous-time is often required. In these applications, $\mathrm{V}_{\mathrm{CC}}$ is chopped with a very small duty cycle in order to conserve power (refer to figure 2 ). The duty cycle is controlled by the power-on time, $\mathrm{t}_{\mathrm{PO}}$, of the device. Because continuous-time devices have the shorter power-on time, they are the clear choice for such applications.

For more information on the chopper stabilization technique, refer to Technical Paper STP 97-10, Monolithic Magnetic Hall Sensing Using Dynamic Quadrature Offset Cancellation and Technical Paper STP 99-1, Chopper-Stabilized Amplifiers with a Track-and-Hold Signal Demodulator.


Figure 1. Switching Behavior of Latches. On the horizontal axis, the B+ direction indicates increasing south polarity magnetic field strength, and the $B$ - direction indicates decreasing south polarity field strength (including the case of increasing north polarity). This behavior can be exhibited when using a circuit such as that shown in Panel B.

## ADDITIONAL APPLICATIONS INFORMATION

Extensive applications information for Hall-effect devices is available in:

- Hall-Effect IC Applications Guide, Application Note 27701
- Hall-Effect Devices: Gluing, Potting, Encapsulating, Lead Welding and Lead Forming, Application Note 27703.1
- Soldering Methods for Allegro's Products - SMT and Through-

Hole, Application Note 26009
All are provided in Allegro Electronic Data Book, AMS-702, and the Allegro Web site, www.allegromicro.com.


Figure 2. Continuous-Time Application, $B<B_{R P}$. This figure illustrates the use of a quick cycle for chopping $V_{C C}$ in order to conserve battery power. Position 1, power is applied to the device. Position 2, the output assumes the correct state at a time prior to the maximum Power-On Time, $t_{P O(\max )}$. The case shown is where the correct output state is HIGH. Position $3, t_{P O(\max )}$ has elapsed. The device output is valid. Position 4, after the output is valid, a control unit reads the output. Position 5, power is removed from the device.

## Continuous-Time Latch Family

and 1214

## Power Derating

## Power Derating

The device must be operated below the maximum junction temperature of the device, $\mathrm{T}_{\mathrm{J}(\max )}$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating $\mathrm{T}_{\mathrm{J}}$. (Thermal data is also available on the Allegro MicroSystems Web site.)
The Package Thermal Resistance, $\mathrm{R}_{\theta \mathrm{JA}}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K , of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $\mathrm{R}_{\theta \mathrm{JC}}$, is relatively small component of $\mathrm{R}_{\theta \mathrm{JA}}$. Ambient air temperature, $T_{A}$, and air motion are significant external factors, damped by overmolding.
The effect of varying power levels (Power Dissipation, $\mathrm{P}_{\mathrm{D}}$ ), can be estimated. The following formulas represent the fundamental relationships used to estimate $T_{J}$, at $P_{D}$.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{I}_{\mathrm{IN}} \tag{1}
\end{equation*}
$$

$$
\Delta \mathrm{T}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta \mathrm{JA}} \text { (2) }
$$

$$
\begin{equation*}
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\Delta \mathrm{T} \tag{3}
\end{equation*}
$$

For example, given common conditions such as: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{CC}}=4 \mathrm{~mA}$, and $\mathrm{R}_{\theta \mathrm{JA}}=140^{\circ} \mathrm{C} / \mathrm{W}$, then:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}}=12 \mathrm{~V} \times 4 \mathrm{~mA}=48 \mathrm{~mW} \\
& \Delta \mathrm{~T}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta J \mathrm{~A}}=48 \mathrm{~mW} \times 140^{\circ} \mathrm{C} / \mathrm{W}=7^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\Delta \mathrm{T}=25^{\circ} \mathrm{C}+7^{\circ} \mathrm{C}=32^{\circ} \mathrm{C}
\end{aligned}
$$

A worst-case estimate, $\mathrm{P}_{\mathrm{D}(\max )}$, represents the maximum allowable power level ( $\left.\mathrm{V}_{\mathrm{CC}(\max )}, \mathrm{I}_{\mathrm{CC}(\max )}\right)$, without exceeding $\mathrm{T}_{\mathrm{J}(\max )}$, at a selected $R_{\theta J A}$ and $T_{A}$.

Example: Reliability for $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$, package UA, using minimum-K PCB.
Observe the worst-case ratings for the device, specifically:
$\mathrm{R}_{\theta J \mathrm{~A}}=165^{\circ} \mathrm{C} / \mathrm{W}, \mathrm{T}_{\mathrm{J}(\text { max })}=165^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}(\text { max })}=24 \mathrm{~V}$, and $\mathrm{I}_{\mathrm{CC}(\max )}=7.5 \mathrm{~mA}$.
Calculate the maximum allowable power level, $\mathrm{P}_{\mathrm{D}(\max )}$. First, invert equation 3 :

$$
\Delta \mathrm{T}_{\max }=\mathrm{T}_{\mathrm{J}(\max )}-\mathrm{T}_{\mathrm{A}}=165^{\circ} \mathrm{C}-150^{\circ} \mathrm{C}=15^{\circ} \mathrm{C}
$$

This provides the allowable increase to $\mathrm{T}_{\mathrm{J}}$ resulting from internal power dissipation. Then, invert equation 2 :

$$
\mathrm{P}_{\mathrm{D}(\max )}=\Delta \mathrm{T}_{\max } \div \mathrm{R}_{\theta \mathrm{JA}}=15^{\circ} \mathrm{C} \div 165^{\circ} \mathrm{C} / \mathrm{W}=91 \mathrm{~mW}
$$

Finally, invert equation 1 with respect to voltage:

$$
\mathrm{V}_{\mathrm{CC}(\mathrm{est})}=\mathrm{P}_{\mathrm{D}(\max )} \div \mathrm{I}_{\mathrm{CC}(\max )}=91 \mathrm{~mW} \div 7.5 \mathrm{~mA}=12.1 \mathrm{~V}
$$

The result indicates that, at $\mathrm{T}_{\mathrm{A}}$, the application and device can dissipate adequate amounts of heat at voltages $\leq \mathrm{V}_{\mathrm{CC}(\text { est) }}$.
Compare $\mathrm{V}_{\mathrm{CC}(\text { est })}$ to $\mathrm{V}_{\mathrm{CC}(\text { max) }}$. If $\mathrm{V}_{\mathrm{CC}(\mathrm{est})} \leq \mathrm{V}_{\mathrm{CC}(\text { max })}$, then reliable operation between $V_{C C(\text { est })}$ and $V_{C C(\text { max }}$ requires enhanced $R_{\theta J A}$. If $V_{C C(\text { est })} \geq V_{C C(\text { max })}$, then operation between $V_{C C(\text { est })}$ and $\mathrm{V}_{\mathrm{CC}(\text { max })}$ is reliable under these conditions.

## Package LH, 3-Pin (SOT-23W)



## Package UA, 3-Pin SIP


(1) Standard Branding Reference View
$\mathcal{A}=$ Supplier emblem
$\mathrm{N}=$ Last two digits of device part number
$\mathrm{T}=$ Temperature code

For Reference Only; not for tooling use (reference DWG-9065)
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

A Dambar removal protusion (6X)
B Gate and tie bar burr area
© Active Area Depth, 0.50 mm REF
D Branding scale and appearance at supplier discretion
E Hall element (not to scale)

Revision History

| Revision | Revision Date | Description of Revision |
| :---: | :---: | :---: |
| Rev. 10 | May 29, 2012 | Update UA package drawing |
|  |  |  |

Copyright ©2005-2013, Allegro MicroSystems, LLC
Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.
Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:
www.allegromicro.com


[^0]:    ${ }^{1}$ Maximum voltage must be adjusted for power dissipation and junction temperature, see Power Derating section.
    ${ }^{2}$ For $\mathrm{V}_{\mathrm{CC}}$ slew rates greater than $250 \mathrm{~V} / \mu \mathrm{s}$, and $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$, the Power-On Time can reach its maximum value.
    ${ }^{3} \mathrm{C}_{\mathrm{S}}=$ oscilloscope probe capacitance.
    ${ }^{4}$ Maximum current limit is equal to the maximum $\mathrm{I}_{\mathrm{CC}(\max )}+3 \mathrm{~mA}$.
    ${ }^{5}$ Magnetic flux density, B, is indicated as a negative value for north-polarity magnetic fields, and as a positive value for south-polarity magnetic fields. This so-called algebraic convention supports arithmetic comparison of north and south polarity values, where the relative strength of the field is indicated by the absolute value of B , and the sign indicates the polarity of the field (for example, a - 100 G field and a 100 G field have equivalent strength, but opposite polarity)

